text
stringlengths 197
24.1M
|
|---|
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global VERSION
.section .rodata
.align 3
.type VERSION, %object
.size VERSION, 21
VERSION:
.string "Jun 28 2024 00:41:21"
.local DEBUG
.comm DEBUG,4,4
.text
.align 2
.type applet, %function
applet:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
mov w1, 47
ldr x0, [sp, 24]
bl strrchr
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L2
ldr x0, [sp, 24]
b .L3
.L2:
ldr x0, [sp, 40]
add x0, x0, 1
.L3:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size applet, .-applet
.section .rodata
.align 3
.LC0:
.string "Usage: %s [OPTIONS]\n\nOptions:\n -t or --timeout SECOND Set time-out in seconds [default=-1].\n -D or --debug Turn on debug messages.\n -h or --help Display this message.\n -V or --version Display the version.\n"
.text
.align 2
.global usage
.type usage, %function
usage:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
bl applet
mov x2, x0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
ldr x0, [sp, 24]
bl fprintf
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size usage, .-usage
.section .rodata
.align 3
.LC1:
.string "t:DVh"
.align 3
.LC2:
.string "Error: Invalid time-out argument \"%s\"!\n"
.align 3
.LC3:
.string "Error: Illegal option code 0x%x!\n"
.text
.align 2
.global parse_arguments
.type parse_arguments, %function
parse_arguments:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x0, [sp, 40]
str w1, [sp, 36]
str x2, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
.L18:
add x0, sp, 48
mov x4, x0
adrp x0, long_options.0
add x3, x0, :lo12:long_options.0
adrp x0, .LC1
add x2, x0, :lo12:.LC1
ldr x1, [sp, 24]
ldr w0, [sp, 36]
bl getopt_long
str w0, [sp, 52]
ldr w0, [sp, 52]
cmn w0, #1
bne .L6
adrp x0, :got:optind
ldr x0, [x0, #:got_lo12:optind]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L19
b .L20
.L6:
ldr w0, [sp, 52]
cmp w0, 116
beq .L8
ldr w0, [sp, 52]
cmp w0, 116
bgt .L9
ldr w0, [sp, 52]
cmp w0, 104
beq .L10
ldr w0, [sp, 52]
cmp w0, 104
bgt .L9
ldr w0, [sp, 52]
cmp w0, 86
beq .L11
ldr w0, [sp, 52]
cmp w0, 86
bgt .L9
ldr w0, [sp, 52]
cmp w0, 63
beq .L12
ldr w0, [sp, 52]
cmp w0, 68
beq .L13
b .L9
.L8:
adrp x0, :got:optarg
ldr x0, [x0, #:got_lo12:optarg]
ldr x0, [x0]
add x1, sp, 56
mov w2, 0
bl strtol
str x0, [sp, 64]
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 0
beq .L14
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
adrp x0, :got:optarg
ldr x0, [x0, #:got_lo12:optarg]
ldr x0, [x0]
mov x2, x0
adrp x0, .LC2
add x1, x0, :lo12:.LC2
mov x0, x3
bl fprintf
mov w0, 1
bl exit
.L14:
ldr x0, [sp, 64]
cmp x0, 0
blt .L15
ldr x0, [sp, 64]
mov w1, w0
mov w0, 1000
mul w0, w1, w0
mov w1, w0
ldr x0, [sp, 40]
str w1, [x0]
b .L17
.L15:
ldr x0, [sp, 40]
mov w1, -1
str w1, [x0]
b .L17
.L13:
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
add w1, w0, 1
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
str w1, [x0]
b .L17
.L11:
adrp x0, VERSION
add x0, x0, :lo12:VERSION
bl puts
mov w0, 0
bl exit
.L10:
adrp x0, :got:stdout
ldr x0, [x0, #:got_lo12:stdout]
ldr x2, [x0]
ldr x0, [sp, 24]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl usage
mov w0, 0
bl exit
.L12:
mov w0, 1
bl exit
.L9:
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr w2, [sp, 52]
adrp x0, .LC3
add x1, x0, :lo12:.LC3
mov x0, x3
bl fprintf
mov w0, 1
bl exit
.L17:
b .L18
.L20:
bl __stack_chk_fail
.L19:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size parse_arguments, .-parse_arguments
.section .rodata
.align 3
.LC4:
.string "Error: Invalid argument!\n"
.align 3
.LC5:
.string "Error: Too many arguments!\n"
.align 3
.LC6:
.string "epoll_create(size: 1) returned %i\n"
.align 3
.LC7:
.string "epoll_create"
.align 3
.LC8:
.string "epoll_ctl(pfd: %i, op: 0x%x, fd: %i, evt: @%p { events: 0x%x, data.fd: %i }) returned %i\n"
.align 3
.LC9:
.string "epoll_ctl"
.align 3
.LC10:
.string "epoll_wait(pfd: %i, ...) returned %i\n"
.align 3
.LC11:
.string "epoll_wait"
.align 3
.LC12:
.string "%s: %s\n"
.align 3
.LC13:
.string "read(fd: %i, ...) returned %i\n"
.align 3
.LC14:
.string "read"
.align 3
.LC15:
.string "%s"
.align 3
.LC16:
.string "epoll_ctl(pfd: %i, op: 0x%x, fd: %i, evt: @%p { events: 0x%x, data.fd: %i }) returned\n"
.align 3
.LC17:
.string "close(fd: %i) returned\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB9:
.cfi_startproc
sub sp, sp, #368
.cfi_def_cfa_offset 368
stp x29, x30, [sp, 16]
.cfi_offset 29, -352
.cfi_offset 30, -344
add x29, sp, 16
str x19, [sp, 32]
.cfi_offset 19, -336
str w0, [sp, 60]
str x1, [sp, 48]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 360]
mov x1, 0
mov w0, -1
str w0, [sp, 80]
mov w0, -1
str w0, [sp, 72]
mov w0, 1
str w0, [sp, 76]
mov w0, -1
str w0, [sp, 64]
add x0, sp, 64
ldr x2, [sp, 48]
ldr w1, [sp, 60]
bl parse_arguments
str w0, [sp, 84]
ldr w0, [sp, 84]
cmp w0, 0
bge .L22
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 25
mov x1, 1
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl fwrite
mov w0, 1
bl exit
.L22:
ldr w1, [sp, 60]
ldr w0, [sp, 84]
sub w0, w1, w0
cmp w0, 0
ble .L23
adrp x0, :got:stdout
ldr x0, [x0, #:got_lo12:stdout]
ldr x2, [x0]
ldr x0, [sp, 48]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl usage
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 27
mov x1, 1
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl fwrite
mov w0, 1
bl exit
.L23:
mov w0, 1
bl epoll_create
str w0, [sp, 80]
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L24
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr w2, [sp, 80]
adrp x0, .LC6
add x1, x0, :lo12:.LC6
mov x0, x3
bl fprintf
.L24:
ldr w0, [sp, 80]
cmp w0, 0
bge .L25
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl perror
mov w0, 1
bl exit
.L25:
str wzr, [sp, 72]
mov w0, 1
str w0, [sp, 88]
ldr w0, [sp, 72]
str w0, [sp, 96]
add x0, sp, 88
mov x3, x0
ldr w2, [sp, 72]
mov w1, 1
ldr w0, [sp, 80]
bl epoll_ctl
str w0, [sp, 76]
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L26
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x8, [x0]
ldr w2, [sp, 88]
ldr w3, [sp, 96]
add x1, sp, 88
ldr w0, [sp, 76]
str w0, [sp]
mov w7, w3
mov w6, w2
mov x5, x1
ldr w4, [sp, 72]
mov w3, 1
ldr w2, [sp, 80]
adrp x0, .LC8
add x1, x0, :lo12:.LC8
mov x0, x8
bl fprintf
.L26:
ldr w0, [sp, 76]
cmp w0, 0
beq .L27
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl perror
mov w0, -1
str w0, [sp, 72]
b .L28
.L27:
ldr w1, [sp, 64]
add x0, sp, 88
mov w3, w1
mov w2, 1
mov x1, x0
ldr w0, [sp, 80]
bl epoll_wait
str w0, [sp, 76]
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L29
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x4, [x0]
ldr w3, [sp, 76]
ldr w2, [sp, 80]
adrp x0, .LC10
add x1, x0, :lo12:.LC10
mov x0, x4
bl fprintf
.L29:
ldr w0, [sp, 76]
cmp w0, 0
bge .L30
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl perror
b .L28
.L30:
ldr w0, [sp, 76]
cmp w0, 0
bne .L32
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x19, [x0]
mov w0, 62
bl strerror
mov x3, x0
adrp x0, .LC11
add x2, x0, :lo12:.LC11
adrp x0, .LC12
add x1, x0, :lo12:.LC12
mov x0, x19
bl fprintf
mov w0, -1
str w0, [sp, 76]
b .L28
.L32:
add x0, sp, 104
mov x2, 256
mov x1, x0
ldr w0, [sp, 72]
bl read
str w0, [sp, 76]
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L33
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x4, [x0]
ldr w3, [sp, 76]
ldr w2, [sp, 72]
adrp x0, .LC13
add x1, x0, :lo12:.LC13
mov x0, x4
bl fprintf
.L33:
ldr w0, [sp, 76]
cmp w0, 0
bge .L34
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl perror
b .L28
.L34:
ldr w0, [sp, 76]
cmp w0, 0
beq .L41
ldrsw x0, [sp, 76]
add x1, sp, 104
strb wzr, [x1, x0]
add x0, sp, 104
mov x1, x0
adrp x0, .LC15
add x0, x0, :lo12:.LC15
bl printf
b .L27
.L41:
nop
.L28:
ldr w0, [sp, 72]
cmp w0, 0
blt .L36
add x0, sp, 88
mov x3, x0
ldr w2, [sp, 72]
mov w1, 2
ldr w0, [sp, 80]
bl epoll_ctl
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L36
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x8, [x0]
ldr w1, [sp, 88]
ldr w2, [sp, 96]
add x0, sp, 88
mov w7, w2
mov w6, w1
mov x5, x0
ldr w4, [sp, 72]
mov w3, 2
ldr w2, [sp, 80]
adrp x0, .LC16
add x1, x0, :lo12:.LC16
mov x0, x8
bl fprintf
.L36:
ldr w0, [sp, 80]
cmp w0, 0
beq .L37
ldr w0, [sp, 80]
bl close
adrp x0, DEBUG
add x0, x0, :lo12:DEBUG
ldr w0, [x0]
cmp w0, 0
beq .L38
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr w2, [sp, 80]
adrp x0, .LC17
add x1, x0, :lo12:.LC17
mov x0, x3
bl fprintf
.L38:
mov w0, -1
str w0, [sp, 80]
.L37:
ldr w0, [sp, 76]
cmp w0, 0
cset w0, ne
and w0, w0, 255
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 360]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L40
bl __stack_chk_fail
.L40:
mov w0, w1
ldr x19, [sp, 32]
ldp x29, x30, [sp, 16]
add sp, sp, 368
.cfi_restore 29
.cfi_restore 30
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size main, .-main
.section .rodata
.align 3
.LC18:
.string "timeout"
.align 3
.LC19:
.string "debug"
.align 3
.LC20:
.string "version"
.align 3
.LC21:
.string "help"
.section .data.rel.ro.local,"aw"
.align 3
.type long_options.0, %object
.size long_options.0, 160
long_options.0:
.xword .LC18
.word 1
.zero 4
.xword 0
.word 116
.zero 4
.xword .LC19
.word 0
.zero 4
.xword 0
.word 68
.zero 4
.xword .LC20
.word 0
.zero 4
.xword 0
.word 86
.zero 4
.xword .LC21
.word 0
.zero 4
.xword 0
.word 104
.zero 4
.xword 0
.word 0
.zero 4
.xword 0
.word 0
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global f_fpr_tracking
.type f_fpr_tracking, %function
f_fpr_tracking:
.LFB0:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 40]
str d1, [sp, 32]
str d2, [sp, 24]
str d3, [sp, 16]
strb w0, [sp, 15]
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size f_fpr_tracking, .-f_fpr_tracking
.align 2
.global f_double_s_arg
.type f_double_s_arg, %function
f_double_s_arg:
.LFB1:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
fmov x0, d0
fmov d0, x0
str d0, [sp, 8]
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size f_double_s_arg, .-f_double_s_arg
.align 2
.global f_ret_double_s
.type f_ret_double_s, %function
f_ret_double_s:
.LFB2:
.cfi_startproc
fmov d0, 1.0e+0
fmov x0, d0
fmov d0, x0
ret
.cfi_endproc
.LFE2:
.size f_ret_double_s, .-f_ret_double_s
.align 2
.global f_double_double_s_arg
.type f_double_double_s_arg, %function
f_double_double_s_arg:
.LFB3:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
fmov d2, d0
fmov d0, d1
mov x0, 0
mov x1, 0
fmov x0, d2
fmov x1, d0
stp x0, x1, [sp]
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size f_double_double_s_arg, .-f_double_double_s_arg
.align 2
.global f_ret_double_double_s
.type f_ret_double_double_s, %function
f_ret_double_double_s:
.LFB4:
.cfi_startproc
fmov d0, 1.0e+0
fmov x0, d0
fmov d0, 2.0e+0
fmov x1, d0
mov x2, x0
mov x3, x1
fmov d0, x2
fmov d1, x1
ret
.cfi_endproc
.LFE4:
.size f_ret_double_double_s, .-f_ret_double_double_s
.align 2
.global f_int_double_s_arg
.type f_int_double_s_arg, %function
f_int_double_s_arg:
.LFB5:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
stp x0, x1, [sp]
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size f_int_double_s_arg, .-f_int_double_s_arg
.align 2
.global f_ret_int_double_s
.type f_ret_int_double_s, %function
f_ret_int_double_s:
.LFB6:
.cfi_startproc
mov x2, 1
bfi x0, x2, 0, 32
fmov d0, 2.0e+0
fmov x1, d0
ret
.cfi_endproc
.LFE6:
.size f_ret_int_double_s, .-f_ret_int_double_s
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "%d%d%d"
.align 3
.LC2:
.string "YES"
.align 3
.LC3:
.string "NO"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
add x0, sp, 28
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
mov w0, 1
str w0, [sp, 48]
str wzr, [sp, 44]
b .L2
.L12:
mov w0, 1
str w0, [sp, 48]
add x2, sp, 40
add x1, sp, 36
add x0, sp, 32
mov x3, x2
mov x2, x1
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
str wzr, [sp, 52]
b .L3
.L8:
ldr w0, [sp, 32]
and w0, w0, 1
cmp w0, 0
bne .L4
ldr w0, [sp, 32]
lsr w1, w0, 31
add w0, w1, w0
asr w0, w0, 1
str w0, [sp, 32]
ldr w0, [sp, 48]
lsl w0, w0, 1
str w0, [sp, 48]
.L4:
ldr w0, [sp, 36]
and w0, w0, 1
cmp w0, 0
bne .L5
ldr w0, [sp, 36]
lsr w1, w0, 31
add w0, w1, w0
asr w0, w0, 1
str w0, [sp, 36]
ldr w0, [sp, 48]
lsl w0, w0, 1
str w0, [sp, 48]
.L5:
ldr w0, [sp, 36]
and w0, w0, 1
cmp w0, 0
beq .L6
ldr w0, [sp, 32]
and w0, w0, 1
cmp w0, 0
bne .L15
.L6:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L3:
ldr w0, [sp, 52]
cmp w0, 0
bge .L8
b .L7
.L15:
nop
.L7:
ldr w0, [sp, 40]
ldr w1, [sp, 48]
cmp w1, w0
beq .L9
ldr w0, [sp, 40]
ldr w1, [sp, 48]
cmp w1, w0
ble .L10
.L9:
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
b .L11
.L10:
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
.L11:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L2:
ldr w0, [sp, 28]
ldr w1, [sp, 44]
cmp w1, w0
blt .L12
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L14
bl __stack_chk_fail
.L14:
mov w0, w1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global vars
.bss
.align 3
.type vars, %object
.size vars, 12
vars:
.zero 12
.global atom_0_r1_1
.align 2
.type atom_0_r1_1, %object
.size atom_0_r1_1, 4
atom_0_r1_1:
.zero 4
.global atom_1_r1_1
.align 2
.type atom_1_r1_1, %object
.size atom_1_r1_1, 4
atom_1_r1_1:
.zero 4
.text
.align 2
.global t0
.type t0, %function
t0:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
.L2:
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 64]
ldr x0, [sp, 64]
ldar w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 44]
str w0, [sp, 48]
str wzr, [sp, 52]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 56]
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 72]
ldr w0, [sp, 56]
str w0, [sp, 44]
ldr w0, [sp, 44]
mov w1, w0
ldr x0, [sp, 72]
stlr w1, [x0]
ldr w0, [sp, 48]
cmp w0, 1
cset w0, eq
and w0, w0, 255
str w0, [sp, 60]
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 80]
ldr w0, [sp, 60]
str w0, [sp, 44]
ldr w0, [sp, 44]
mov w1, w0
ldr x0, [sp, 80]
stlr w1, [x0]
mov x0, 0
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 88]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L4
bl __stack_chk_fail
.L4:
mov x0, x1
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size t0, .-t0
.align 2
.global t1
.type t1, %function
t1:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
.L6:
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 64]
ldr x0, [sp, 64]
ldar w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 44]
str w0, [sp, 48]
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 72]
ldr x0, [sp, 72]
ldar w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 44]
str w0, [sp, 52]
mov w0, 1
str w0, [sp, 56]
ldr w0, [sp, 56]
cmp w0, 0
nop
.L8:
adrp x0, vars+8
add x0, x0, :lo12:vars+8
str x0, [sp, 80]
mov w0, 1
str w0, [sp, 44]
ldr w0, [sp, 44]
mov w1, w0
ldr x0, [sp, 80]
stlr w1, [x0]
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 88]
mov w0, 1
str w0, [sp, 44]
ldr w0, [sp, 44]
mov w1, w0
ldr x0, [sp, 88]
stlr w1, [x0]
ldr w0, [sp, 48]
cmp w0, 1
cset w0, eq
and w0, w0, 255
str w0, [sp, 60]
adrp x0, atom_1_r1_1
add x0, x0, :lo12:atom_1_r1_1
str x0, [sp, 96]
ldr w0, [sp, 60]
str w0, [sp, 44]
ldr w0, [sp, 44]
mov w1, w0
ldr x0, [sp, 96]
stlr w1, [x0]
mov x0, 0
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 104]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L10
bl __stack_chk_fail
.L10:
mov x0, x1
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size t1, .-t1
.section .rodata
.align 3
.LC0:
.string "program.c"
.align 3
.LC1:
.string "0"
.text
.align 2
.global main
.type main, %function
main:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
adrp x0, vars+8
add x0, x0, :lo12:vars+8
str x0, [sp, 64]
str wzr, [sp, 56]
ldr w0, [sp, 56]
mov w1, w0
ldr x0, [sp, 64]
str w1, [x0]
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 72]
str wzr, [sp, 56]
ldr w0, [sp, 56]
mov w1, w0
ldr x0, [sp, 72]
str w1, [x0]
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 80]
str wzr, [sp, 56]
ldr w0, [sp, 56]
mov w1, w0
ldr x0, [sp, 80]
str w1, [x0]
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 88]
str wzr, [sp, 56]
ldr w0, [sp, 56]
mov w1, w0
ldr x0, [sp, 88]
str w1, [x0]
adrp x0, atom_1_r1_1
add x0, x0, :lo12:atom_1_r1_1
str x0, [sp, 96]
str wzr, [sp, 56]
ldr w0, [sp, 56]
mov w1, w0
ldr x0, [sp, 96]
str w1, [x0]
add x4, sp, 48
mov x3, 0
adrp x0, t0
add x2, x0, :lo12:t0
mov x1, 0
mov x0, x4
bl pthread_create
add x4, sp, 56
mov x3, 0
adrp x0, t1
add x2, x0, :lo12:t1
mov x1, 0
mov x0, x4
bl pthread_create
ldr x0, [sp, 48]
mov x1, 0
bl pthread_join
ldr x0, [sp, 56]
mov x1, 0
bl pthread_join
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 104]
ldr x0, [sp, 104]
ldar w0, [x0]
str w0, [sp, 32]
ldr w0, [sp, 32]
str w0, [sp, 36]
adrp x0, atom_1_r1_1
add x0, x0, :lo12:atom_1_r1_1
str x0, [sp, 112]
ldr x0, [sp, 112]
ldar w0, [x0]
str w0, [sp, 32]
ldr w0, [sp, 32]
str w0, [sp, 40]
ldr w1, [sp, 36]
ldr w0, [sp, 40]
and w0, w1, w0
str w0, [sp, 44]
ldr w0, [sp, 44]
cmp w0, 1
bne .L12
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 57
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L12:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L14
bl __stack_chk_fail
.L14:
mov w0, w1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size main, .-main
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 5
__PRETTY_FUNCTION__.0:
.string "main"
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Enter the mark 1:"
.align 3
.LC1:
.string "%d"
.align 3
.LC2:
.string "Enter the mark 2:"
.align 3
.LC3:
.string "Average is=%.2f"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
add x0, sp, 28
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
add x0, sp, 32
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr w1, [sp, 28]
ldr w0, [sp, 32]
add w0, w1, w0
scvtf d1, w0
fmov d0, 2.0e+0
fdiv d0, d1, d0
fcvt s0, d0
str s0, [sp, 36]
ldr s0, [sp, 36]
fcvt d0, s0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L3
bl __stack_chk_fail
.L3:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global spritesheetTiles
.section .rodata
.align 2
.type spritesheetTiles, %object
.size spritesheetTiles, 32768
spritesheetTiles:
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4864
.hword 0
.hword 17459
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 4864
.hword 13124
.hword 4864
.hword 9027
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 17476
.hword 3
.hword 17203
.hword 3
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 0
.hword 17427
.hword 0
.hword 13379
.hword 12288
.hword 13124
.hword 4864
.hword 13124
.hword 4864
.hword 9027
.hword 13056
.hword 12611
.hword 51
.hword 0
.hword 13124
.hword 0
.hword 5188
.hword 3
.hword 17203
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 17200
.hword 0
.hword 17427
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 17152
.hword 13124
.hword 13056
.hword 9027
.hword 0
.hword 12611
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 5188
.hword 3
.hword 17203
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 0
.hword 17427
.hword 12288
.hword 13377
.hword 4864
.hword 13124
.hword 17152
.hword 9028
.hword 4864
.hword 13123
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 5188
.hword 3
.hword 17203
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 16688
.hword 0
.hword 17427
.hword 0
.hword 17475
.hword 0
.hword 13379
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 0
.hword 17427
.hword 0
.hword 17475
.hword 0
.hword 13379
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 13380
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 4912
.hword 0
.hword 17200
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 273
.hword 1
.hword 273
.hword 0
.hword 4369
.hword 0
.hword 4352
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4352
.hword 1
.hword 4352
.hword 1
.hword 4368
.hword 1
.hword 272
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4352
.hword 0
.hword 4352
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17
.hword 0
.hword 17
.hword 272
.hword 4096
.hword 273
.hword 4096
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4352
.hword 0
.hword 4352
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 272
.hword 0
.hword 272
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4096
.hword 0
.hword 0
.hword 0
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 12611
.hword 12288
.hword 17473
.hword 4864
.hword 16708
.hword 17152
.hword 17172
.hword 17152
.hword 13361
.hword 12288
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13107
.hword 0
.hword 13380
.hword 0
.hword 12612
.hword 0
.hword 13076
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 0
.hword 17475
.hword 12288
.hword 17473
.hword 4864
.hword 17428
.hword 17152
.hword 17457
.hword 12288
.hword 13075
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 13332
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 0
.hword 17475
.hword 12288
.hword 17473
.hword 17152
.hword 17473
.hword 12288
.hword 5139
.hword 12288
.hword 13363
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 833
.hword 0
.hword 835
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 12288
.hword 12611
.hword 0
.hword 17475
.hword 12288
.hword 5185
.hword 12288
.hword 12612
.hword 12288
.hword 13331
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13107
.hword 0
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 12612
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13379
.hword 0
.hword 5187
.hword 0
.hword 4371
.hword 0
.hword 4371
.hword 0
.hword 4400
.hword 0
.hword 13056
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 13107
.hword 0
.hword 12561
.hword 0
.hword 4369
.hword 3
.hword 4369
.hword 3
.hword 13073
.hword 0
.hword 13107
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 13379
.hword 0
.hword 4371
.hword 0
.hword 4371
.hword 0
.hword 13104
.hword 0
.hword 13056
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13363
.hword 0
.hword 12561
.hword 0
.hword 12561
.hword 0
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4912
.hword 0
.hword 4912
.hword 0
.hword 13056
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12561
.hword 0
.hword 12561
.hword 0
.hword 819
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4352
.hword 0
.hword 4369
.hword 0
.hword 273
.hword 0
.hword 273
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 272
.hword 0
.hword 4368
.hword 1
.hword 4352
.hword 1
.hword 4352
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4352
.hword 0
.hword 4369
.hword 0
.hword 17
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 272
.hword 0
.hword 4368
.hword 1
.hword 4096
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17
.hword 0
.hword 17
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4096
.hword 1
.hword 4096
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 256
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 256
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4096
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 256
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 13056
.hword 17427
.hword 4864
.hword 13380
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 12288
.hword 17427
.hword 4864
.hword 13380
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 13056
.hword 5171
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 13056
.hword 17203
.hword 4864
.hword 17476
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4915
.hword 13056
.hword 17473
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 819
.hword 0
.hword 13380
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 12288
.hword 17427
.hword 4864
.hword 13380
.hword 13056
.hword 13380
.hword 0
.hword 13363
.hword 12288
.hword 5187
.hword 0
.hword 0
.hword 51
.hword 0
.hword 13124
.hword 0
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 12288
.hword 4915
.hword 17152
.hword 17476
.hword 12288
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 5171
.hword 16688
.hword 17476
.hword 17456
.hword 17172
.hword 17152
.hword 17457
.hword 12288
.hword 13107
.hword 12288
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 49
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16688
.hword 17476
.hword 17427
.hword 17457
.hword 12611
.hword 17475
.hword 13104
.hword 13107
.hword 13056
.hword 3
.hword 13104
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 5171
.hword 17427
.hword 17172
.hword 5187
.hword 17459
.hword 13104
.hword 17476
.hword 12288
.hword 13107
.hword 12288
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 51
.hword 0
.hword 3
.hword 0
.hword 12288
.hword 5187
.hword 17200
.hword 17476
.hword 12592
.hword 17475
.hword 17152
.hword 5188
.hword 12288
.hword 13107
.hword 0
.hword 13104
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 13107
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 835
.hword 0
.hword 819
.hword 0
.hword 3
.hword 0
.hword 3
.hword 0
.hword 0
.hword 0
.hword 4864
.hword 17476
.hword 16688
.hword 5188
.hword 17456
.hword 12612
.hword 13056
.hword 13124
.hword 12288
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 0
.hword 0
.hword 0
.hword 836
.hword 0
.hword 835
.hword 0
.hword 836
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 5171
.hword 4864
.hword 17476
.hword 16688
.hword 12612
.hword 17152
.hword 17172
.hword 12288
.hword 13107
.hword 0
.hword 51
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 49
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 102
.hword 1536
.hword 96
.hword 1536
.hword 96
.hword 1536
.hword 96
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 6
.hword 0
.hword 6
.hword 0
.hword 6
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 0
.hword 96
.hword 24576
.hword 102
.hword 24576
.hword 0
.hword 24576
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 102
.hword 0
.hword 96
.hword 26112
.hword 102
.hword 0
.hword 96
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1536
.hword 96
.hword 1536
.hword 96
.hword 26112
.hword 102
.hword 0
.hword 96
.hword 0
.hword 96
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 24576
.hword 0
.hword 24576
.hword 102
.hword 0
.hword 96
.hword 24576
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 1536
.hword 0
.hword 26112
.hword 6
.hword 1536
.hword 6
.hword 26112
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 0
.hword 96
.hword 0
.hword 96
.hword 0
.hword 96
.hword 0
.hword 96
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 1536
.hword 6
.hword 26112
.hword 6
.hword 1536
.hword 6
.hword 26112
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 1536
.hword 6
.hword 26112
.hword 6
.hword 0
.hword 6
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 17200
.hword 0
.hword 17427
.hword 0
.hword 13379
.hword 12288
.hword 13377
.hword 12288
.hword 13361
.hword 12288
.hword 5171
.hword 13107
.hword 0
.hword 5185
.hword 3
.hword 17476
.hword 52
.hword 13107
.hword 51
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13090
.hword 2
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 16688
.hword 0
.hword 17427
.hword 0
.hword 13379
.hword 12288
.hword 13380
.hword 12288
.hword 13363
.hword 0
.hword 5168
.hword 13107
.hword 0
.hword 5188
.hword 3
.hword 17476
.hword 49
.hword 13107
.hword 51
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13090
.hword 2
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 16688
.hword 0
.hword 17456
.hword 0
.hword 13379
.hword 12288
.hword 13377
.hword 12288
.hword 13361
.hword 12288
.hword 5171
.hword 819
.hword 0
.hword 13377
.hword 3
.hword 17476
.hword 49
.hword 13107
.hword 51
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13090
.hword 2
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 4369
.hword 4096
.hword 25668
.hword 16640
.hword 17508
.hword 16640
.hword 25670
.hword 16640
.hword 17476
.hword 4352
.hword 4369
.hword 21776
.hword 21845
.hword 0
.hword 0
.hword 4369
.hword 0
.hword 17476
.hword 1
.hword 25700
.hword 20
.hword 17476
.hword 20
.hword 17988
.hword 20
.hword 4369
.hword 17
.hword 21845
.hword 341
.hword 0
.hword 4369
.hword 4096
.hword 25668
.hword 16640
.hword 17508
.hword 16640
.hword 25670
.hword 16640
.hword 17476
.hword 4352
.hword 4369
.hword 21776
.hword 21845
.hword 4368
.hword 4369
.hword 4369
.hword 0
.hword 17476
.hword 1
.hword 25700
.hword 20
.hword 17476
.hword 20
.hword 17988
.hword 20
.hword 4369
.hword 17
.hword 21845
.hword 341
.hword 4369
.hword 273
.hword 0
.hword 0
.hword 0
.hword 4369
.hword 4096
.hword 25668
.hword 16640
.hword 17508
.hword 16640
.hword 25670
.hword 16640
.hword 17476
.hword 4352
.hword 4369
.hword 21776
.hword 21845
.hword 0
.hword 0
.hword 4369
.hword 0
.hword 17476
.hword 1
.hword 25700
.hword 20
.hword 17476
.hword 20
.hword 17988
.hword 20
.hword 4369
.hword 17
.hword 21845
.hword 341
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4369
.hword 4096
.hword 25668
.hword 16640
.hword 17508
.hword 16640
.hword 25670
.hword 16640
.hword 17476
.hword 4352
.hword 4369
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4369
.hword 0
.hword 17476
.hword 1
.hword 25700
.hword 20
.hword 17476
.hword 20
.hword 17988
.hword 20
.hword 4369
.hword 17
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 17476
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17475
.hword 12288
.hword 17473
.hword 4864
.hword 5188
.hword 17152
.hword 16660
.hword 17152
.hword 13361
.hword 12288
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 12612
.hword 0
.hword 13076
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17475
.hword 12288
.hword 17473
.hword 4864
.hword 17425
.hword 13056
.hword 4915
.hword 12288
.hword 12595
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 13329
.hword 0
.hword 13123
.hword 0
.hword 13104
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17456
.hword 0
.hword 17427
.hword 12288
.hword 5185
.hword 12288
.hword 12612
.hword 12288
.hword 819
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13380
.hword 0
.hword 13380
.hword 0
.hword 12609
.hword 0
.hword 13076
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4368
.hword 4369
.hword 13072
.hword 13107
.hword 4368
.hword 4369
.hword 8720
.hword 8738
.hword 16640
.hword 8770
.hword 16640
.hword 17476
.hword 4096
.hword 4369
.hword 0
.hword 0
.hword 4369
.hword 273
.hword 13107
.hword 307
.hword 4369
.hword 273
.hword 8738
.hword 290
.hword 16964
.hword 18
.hword 17476
.hword 20
.hword 4369
.hword 1
.hword 0
.hword 0
.hword 13072
.hword 13107
.hword 4368
.hword 4369
.hword 8720
.hword 8738
.hword 16640
.hword 8770
.hword 16640
.hword 17476
.hword 4096
.hword 4369
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 307
.hword 4369
.hword 273
.hword 8738
.hword 290
.hword 16964
.hword 18
.hword 17476
.hword 20
.hword 4369
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4368
.hword 4369
.hword 13072
.hword 13107
.hword 4368
.hword 4369
.hword 8720
.hword 8738
.hword 16640
.hword 8770
.hword 16640
.hword 17476
.hword 4096
.hword 4369
.hword 0
.hword 0
.hword 4369
.hword 273
.hword 13107
.hword 307
.hword 4369
.hword 273
.hword 8738
.hword 290
.hword 16964
.hword 18
.hword 17476
.hword 20
.hword 4369
.hword 1
.hword 0
.hword 0
.hword 21776
.hword 21845
.hword 4368
.hword 4369
.hword 13072
.hword 13107
.hword 4368
.hword 4369
.hword 8720
.hword 8738
.hword 16640
.hword 8770
.hword 16640
.hword 17476
.hword 4096
.hword 4369
.hword 21845
.hword 341
.hword 4369
.hword 273
.hword 13107
.hword 307
.hword 4369
.hword 273
.hword 8738
.hword 290
.hword 16964
.hword 18
.hword 17476
.hword 20
.hword 4369
.hword 1
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17427
.hword 0
.hword 13331
.hword 0
.hword 13331
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 12595
.hword 0
.hword 13104
.hword 17476
.hword 3
.hword 13379
.hword 3
.hword 13379
.hword 51
.hword 5185
.hword 50
.hword 9284
.hword 50
.hword 4403
.hword 3
.hword 4912
.hword 3
.hword 13056
.hword 3
.hword 0
.hword 17427
.hword 0
.hword 17427
.hword 0
.hword 13331
.hword 0
.hword 13331
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 13107
.hword 17476
.hword 3
.hword 17476
.hword 3
.hword 13379
.hword 3
.hword 13379
.hword 51
.hword 5185
.hword 50
.hword 9284
.hword 50
.hword 4403
.hword 3
.hword 13104
.hword 3
.hword 0
.hword 13107
.hword 0
.hword 17427
.hword 0
.hword 17427
.hword 0
.hword 13331
.hword 0
.hword 13331
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 13107
.hword 13107
.hword 3
.hword 17476
.hword 3
.hword 17476
.hword 3
.hword 13379
.hword 3
.hword 13379
.hword 51
.hword 5185
.hword 50
.hword 9284
.hword 50
.hword 13107
.hword 3
.hword 0
.hword 17427
.hword 0
.hword 17427
.hword 0
.hword 13331
.hword 0
.hword 13331
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 13107
.hword 17476
.hword 3
.hword 17476
.hword 3
.hword 13379
.hword 3
.hword 13379
.hword 51
.hword 5185
.hword 50
.hword 9284
.hword 50
.hword 4403
.hword 3
.hword 13112
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 12288
.hword 4915
.hword 4864
.hword 17476
.hword 17152
.hword 13380
.hword 12288
.hword 13121
.hword 0
.hword 9027
.hword 13056
.hword 13123
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 5188
.hword 3
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4915
.hword 13056
.hword 17473
.hword 17152
.hword 13380
.hword 12288
.hword 13124
.hword 12288
.hword 9027
.hword 0
.hword 13123
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 5188
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 12288
.hword 16691
.hword 4864
.hword 17476
.hword 17152
.hword 13380
.hword 12288
.hword 13121
.hword 0
.hword 9027
.hword 12288
.hword 13123
.hword 0
.hword 0
.hword 51
.hword 0
.hword 13076
.hword 0
.hword 5188
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 12288
.hword 14424
.hword -32000
.hword 21845
.hword 22576
.hword 22117
.hword 21808
.hword 22118
.hword 21808
.hword 21846
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 0
.hword -31357
.hword 3
.hword 21845
.hword 56
.hword 21845
.hword 901
.hword 21845
.hword 853
.hword 21845
.hword 853
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 12288
.hword 12288
.hword 768
.hword 0
.hword 48
.hword 0
.hword 48
.hword 0
.hword 48
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 0
.hword 3
.hword 3
.hword 0
.hword 48
.hword 0
.hword 768
.hword 0
.hword 768
.hword 0
.hword 768
.hword 0
.hword 0
.hword 13056
.hword 13107
.hword 21248
.hword 21845
.hword 21248
.hword 21845
.hword 21248
.hword 21845
.hword -32000
.hword -30584
.hword 13056
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 13107
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword -30584
.hword -30584
.hword 13107
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 51
.hword 21845
.hword 53
.hword 21845
.hword 53
.hword 21845
.hword 53
.hword -30584
.hword 56
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 13107
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword -30584
.hword 0
.hword 13107
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 51
.hword 1365
.hword 48
.hword 1365
.hword 48
.hword 1365
.hword 48
.hword 2184
.hword 48
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 30483
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 30583
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16688
.hword 13379
.hword 17456
.hword 16708
.hword 13056
.hword 17172
.hword 12288
.hword 17457
.hword 12288
.hword 13107
.hword 12288
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 768
.hword 0
.hword 13056
.hword 12611
.hword 17152
.hword 17425
.hword 4864
.hword 17459
.hword 12288
.hword 4932
.hword 12288
.hword 13107
.hword 12288
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 835
.hword 0
.hword 819
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 768
.hword 0
.hword 4864
.hword 13379
.hword 17456
.hword 5188
.hword 13104
.hword 12612
.hword 4864
.hword 17172
.hword 12288
.hword 13107
.hword 12288
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 768
.hword 0
.hword 22576
.hword 21845
.hword -32000
.hword 21845
.hword 12288
.hword 21848
.hword 0
.hword 21891
.hword 0
.hword 22576
.hword 0
.hword -32000
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 21845
.hword 901
.hword 21845
.hword 56
.hword -31403
.hword 3
.hword 14421
.hword 0
.hword 901
.hword 0
.hword 56
.hword 0
.hword 3
.hword 0
.hword 0
.hword 0
.hword 48
.hword 0
.hword 768
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 3
.hword 0
.hword 48
.hword 0
.hword 768
.hword 0
.hword 12288
.hword 0
.hword 0
.hword 0
.hword 768
.hword 0
.hword 48
.hword 0
.hword 3
.hword 12288
.hword 0
.hword 768
.hword 0
.hword 48
.hword 0
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 13107
.hword 768
.hword 0
.hword 768
.hword 0
.hword 768
.hword 0
.hword 768
.hword 0
.hword 13056
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 51
.hword 0
.hword 48
.hword 0
.hword 48
.hword 0
.hword 48
.hword 0
.hword 48
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 13107
.hword 21248
.hword 5
.hword 21248
.hword 5
.hword 21248
.hword 5
.hword -32000
.hword 8
.hword 13056
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30483
.hword 0
.hword 14099
.hword 0
.hword 14099
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 12595
.hword 0
.hword 13104
.hword 30583
.hword 3
.hword 14195
.hword 3
.hword 14195
.hword 51
.hword 6001
.hword 50
.hword 10103
.hword 50
.hword 4403
.hword 3
.hword 4912
.hword 3
.hword 13056
.hword 3
.hword 0
.hword 30483
.hword 0
.hword 30483
.hword 0
.hword 14099
.hword 0
.hword 14099
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 13107
.hword 30583
.hword 3
.hword 30583
.hword 3
.hword 14195
.hword 3
.hword 14195
.hword 51
.hword 6001
.hword 50
.hword 10103
.hword 50
.hword 4403
.hword 3
.hword 13104
.hword 3
.hword 0
.hword 13107
.hword 0
.hword 30483
.hword 0
.hword 30483
.hword 0
.hword 14099
.hword 0
.hword 14099
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 13107
.hword 13107
.hword 3
.hword 30583
.hword 3
.hword 30583
.hword 3
.hword 14195
.hword 3
.hword 14195
.hword 51
.hword 6001
.hword 50
.hword 10103
.hword 50
.hword 13107
.hword 3
.hword 0
.hword 30483
.hword 0
.hword 30483
.hword 0
.hword 14099
.hword 0
.hword 14099
.hword 0
.hword 4627
.hword 0
.hword 8723
.hword 0
.hword 12563
.hword 0
.hword 13107
.hword 30583
.hword 3
.hword 30583
.hword 3
.hword 14195
.hword 3
.hword 14195
.hword 51
.hword 6001
.hword 50
.hword 10103
.hword 50
.hword 4403
.hword 3
.hword 13112
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 0
.hword 4864
.hword 0
.hword 16688
.hword 0
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17473
.hword 3
.hword 13108
.hword 51
.hword 13107
.hword 51
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 17200
.hword 0
.hword 17456
.hword 0
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 17473
.hword 51
.hword 13108
.hword 51
.hword 13107
.hword 51
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 0
.hword 17427
.hword 0
.hword 13379
.hword 12288
.hword 13377
.hword 12288
.hword 13377
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 5188
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 17459
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 4864
.hword 13124
.hword 4864
.hword 13124
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 13380
.hword 0
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 13090
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30464
.hword 30583
.hword 28672
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 119
.hword 0
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1911
.hword 0
.hword 28672
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1911
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 5
.hword 21845
.hword 5
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -16384
.hword 12288
.hword 31747
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -13312
.hword 12
.hword 26560
.hword 12
.hword 30332
.hword 12
.hword -14489
.hword 0
.hword 3190
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17171
.hword 0
.hword 17203
.hword 0
.hword 17475
.hword 12288
.hword 17425
.hword 12288
.hword 17457
.hword 12288
.hword 17475
.hword 12288
.hword 13107
.hword 12288
.hword 0
.hword 8755
.hword 35
.hword 13105
.hword 13107
.hword 13124
.hword 13107
.hword 13076
.hword 3
.hword 13105
.hword 3
.hword 13107
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 12288
.hword 17217
.hword 0
.hword 17203
.hword 12288
.hword 17473
.hword 17152
.hword 5188
.hword 12288
.hword 12612
.hword 12288
.hword 13107
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 8755
.hword 13107
.hword 13108
.hword 13107
.hword 13380
.hword 51
.hword 13123
.hword 3
.hword 13107
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13056
.hword 5171
.hword 13056
.hword 17473
.hword 4400
.hword 16708
.hword 16688
.hword 17172
.hword 17152
.hword 13361
.hword 12288
.hword 819
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 51
.hword 13380
.hword 3
.hword 12612
.hword 0
.hword 13076
.hword 0
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 13056
.hword 0
.hword 768
.hword 0
.hword 12592
.hword 12611
.hword 12592
.hword 17473
.hword 4864
.hword 17428
.hword 17152
.hword 17457
.hword 4864
.hword 13379
.hword 12288
.hword 819
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 0
.hword 13380
.hword 0
.hword 13076
.hword 0
.hword 13105
.hword 0
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 13056
.hword 0
.hword 768
.hword 0
.hword 0
.hword 28672
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 28672
.hword 30464
.hword 30583
.hword 0
.hword 0
.hword 30583
.hword 7
.hword 30576
.hword 119
.hword 30464
.hword 119
.hword 30464
.hword 119
.hword 30576
.hword 7
.hword 30583
.hword 0
.hword 119
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 112
.hword 0
.hword 1792
.hword 0
.hword 1792
.hword 0
.hword 1792
.hword 0
.hword 112
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21840
.hword 21845
.hword 5
.hword 21845
.hword 5
.hword 21845
.hword 85
.hword 21845
.hword 85
.hword 21845
.hword 85
.hword 21845
.hword 5
.hword 21840
.hword 5
.hword 21760
.hword 5
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 25190
.hword 0
.hword 8806
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26208
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 26214
.hword 102
.hword 26214
.hword 102
.hword 26214
.hword 102
.hword 26214
.hword 6
.hword 26208
.hword 6
.hword 26112
.hword 6
.hword 12288
.hword 26418
.hword 12288
.hword 30258
.hword 0
.hword 13091
.hword 13056
.hword 8755
.hword 8960
.hword 13059
.hword 13056
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 199
.hword 0
.hword 12
.hword 0
.hword 0
.hword 0
.hword 3
.hword 0
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 0
.hword 4864
.hword 0
.hword 16688
.hword 0
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17473
.hword 3
.hword 13108
.hword 51
.hword 13107
.hword 51
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30464
.hword 30583
.hword 28672
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 119
.hword 0
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 17200
.hword 0
.hword 17456
.hword 0
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 17473
.hword 51
.hword 13108
.hword 51
.hword 13107
.hword 51
.hword 13107
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1911
.hword 0
.hword 28672
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 0
.hword 17427
.hword 0
.hword 13379
.hword 12288
.hword 13377
.hword 12288
.hword 13377
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 5188
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 30579
.hword 12835
.hword 30515
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1911
.hword 0
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 17459
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 4864
.hword 13124
.hword 4864
.hword 13124
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 13380
.hword 0
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 13107
.hword 30583
.hword 13090
.hword 1911
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword -26237
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword -26215
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17171
.hword 0
.hword 17203
.hword 0
.hword 17475
.hword 12288
.hword 17425
.hword 12288
.hword 17457
.hword 12288
.hword 17475
.hword 12288
.hword 13107
.hword 12288
.hword 0
.hword 8755
.hword 35
.hword 13105
.hword 13107
.hword 13124
.hword 13107
.hword 13076
.hword 3
.hword 13105
.hword 3
.hword 13107
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 0
.hword 28672
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 28672
.hword 30464
.hword 30583
.hword 0
.hword 0
.hword 30583
.hword 7
.hword 30576
.hword 119
.hword 30464
.hword 119
.hword 30464
.hword 119
.hword 30576
.hword 7
.hword 30583
.hword 0
.hword 119
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 17217
.hword 0
.hword 17203
.hword 12288
.hword 17473
.hword 17152
.hword 5188
.hword 12288
.hword 12612
.hword 12288
.hword 13107
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 8755
.hword 13107
.hword 13108
.hword 13107
.hword 13380
.hword 51
.hword 13123
.hword 3
.hword 13107
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 112
.hword 0
.hword 1792
.hword 0
.hword 1792
.hword 0
.hword 1792
.hword 0
.hword 112
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 5171
.hword 13056
.hword 17473
.hword 4400
.hword 16708
.hword 16688
.hword 17172
.hword 17152
.hword 13361
.hword 12288
.hword 819
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 30515
.hword 13380
.hword 3
.hword 12612
.hword 0
.hword 13076
.hword 0
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 13056
.hword 0
.hword 768
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12592
.hword 12611
.hword 12592
.hword 17473
.hword 4864
.hword 17428
.hword 17152
.hword 17457
.hword 4864
.hword 13379
.hword 12288
.hword 819
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 7
.hword 13380
.hword 0
.hword 13076
.hword 0
.hword 13105
.hword 0
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 13056
.hword 0
.hword 768
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -26237
.hword 0
.hword 14723
.hword 0
.hword 14723
.hword 0
.hword 4739
.hword 0
.hword 8835
.hword 0
.hword 14467
.hword 0
.hword 14387
.hword 0
.hword 13104
.hword -26215
.hword 3
.hword 14739
.hword 3
.hword 14739
.hword 51
.hword 6545
.hword 50
.hword 10649
.hword 50
.hword -30669
.hword 3
.hword -31952
.hword 3
.hword 13056
.hword 3
.hword 0
.hword -26237
.hword 0
.hword -26237
.hword 0
.hword 14723
.hword 0
.hword 14723
.hword 0
.hword 4739
.hword 0
.hword 8835
.hword 0
.hword 14467
.hword 0
.hword 13107
.hword -26215
.hword 3
.hword -26215
.hword 3
.hword 14739
.hword 3
.hword 14739
.hword 51
.hword 6545
.hword 50
.hword 10649
.hword 50
.hword -30669
.hword 3
.hword 13104
.hword 3
.hword 0
.hword 13107
.hword 0
.hword -26237
.hword 0
.hword -26237
.hword 0
.hword 14723
.hword 0
.hword 14723
.hword 0
.hword 4739
.hword 0
.hword 8835
.hword 0
.hword 13107
.hword 13107
.hword 3
.hword -26215
.hword 3
.hword -26215
.hword 3
.hword 14739
.hword 3
.hword 14739
.hword 51
.hword 6545
.hword 50
.hword 10649
.hword 50
.hword 13107
.hword 3
.hword 0
.hword -26237
.hword 0
.hword -26237
.hword 0
.hword 14723
.hword 0
.hword 14723
.hword 0
.hword 4739
.hword 0
.hword 8835
.hword 0
.hword 14467
.hword 0
.hword 13107
.hword -26215
.hword 3
.hword -26215
.hword 3
.hword 14739
.hword 3
.hword 14739
.hword 51
.hword 6545
.hword 50
.hword 10649
.hword 50
.hword -30669
.hword 3
.hword 13112
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 24576
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 24576
.hword 26214
.hword 0
.hword 26214
.hword 24576
.hword 26214
.hword 0
.hword 0
.hword 102
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21760
.hword 20480
.hword 21845
.hword 21760
.hword 21845
.hword 21760
.hword 21845
.hword 20480
.hword 21845
.hword 0
.hword 21845
.hword 20480
.hword 21845
.hword 0
.hword 0
.hword 85
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 5
.hword 21845
.hword 5
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 13056
.hword 17427
.hword 16688
.hword 17476
.hword 17456
.hword 17476
.hword 4864
.hword 13124
.hword 12288
.hword 13108
.hword 0
.hword 0
.hword 0
.hword 0
.hword 3
.hword 0
.hword 817
.hword 0
.hword 12612
.hword 0
.hword 13380
.hword 0
.hword 13107
.hword 0
.hword 819
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 8738
.hword 13090
.hword 13107
.hword 8754
.hword 8738
.hword 8738
.hword 8738
.hword 4642
.hword 4625
.hword 4642
.hword 4626
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4625
.hword 4625
.hword 4642
.hword 4642
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 9011
.hword 2
.hword 12834
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 0
.hword 4370
.hword 8192
.hword 13105
.hword 0
.hword 4370
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 4402
.hword 2
.hword 13091
.hword 35
.hword 13075
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 0
.hword 9555
.hword 12288
.hword 21845
.hword 12288
.hword 22117
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 51
.hword 0
.hword 853
.hword 0
.hword 13650
.hword 0
.hword 13906
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26112
.hword 26214
.hword 24576
.hword 26214
.hword 24576
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 1632
.hword 0
.hword 1536
.hword 0
.hword 21760
.hword 21845
.hword 21840
.hword 21845
.hword 21840
.hword 21845
.hword 21760
.hword 21845
.hword 20480
.hword 21845
.hword 20480
.hword 85
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 0
.hword 1365
.hword 0
.hword 1365
.hword 0
.hword 1365
.hword 0
.hword 1365
.hword 0
.hword 1365
.hword 0
.hword 1360
.hword 0
.hword 1280
.hword 0
.hword 13056
.hword 13108
.hword 12592
.hword 13124
.hword 13104
.hword 17476
.hword 4864
.hword 17172
.hword 12288
.hword 13107
.hword 12288
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 819
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 768
.hword 0
.hword 4642
.hword 4625
.hword 4642
.hword 4641
.hword 4642
.hword 4626
.hword 8754
.hword 8738
.hword 13090
.hword 13107
.hword 8736
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4625
.hword 4625
.hword 8738
.hword 4626
.hword 4625
.hword 4625
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4626
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 4626
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 12834
.hword 2
.hword 9011
.hword 2
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 8192
.hword 8738
.hword 8192
.hword 26198
.hword 8192
.hword 9558
.hword 8704
.hword 9558
.hword 9760
.hword 25942
.hword 9826
.hword 21846
.hword 9574
.hword 22374
.hword 9558
.hword 22114
.hword 8738
.hword 546
.hword 26214
.hword 614
.hword 21794
.hword 546
.hword 21794
.hword 8738
.hword 21862
.hword 9830
.hword 21845
.hword 9557
.hword 22359
.hword 10071
.hword 21845
.hword 9557
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 4370
.hword 8192
.hword 8738
.hword 8192
.hword 26198
.hword 8192
.hword 9558
.hword 8704
.hword 9558
.hword 9760
.hword 25942
.hword 9826
.hword 21846
.hword 9574
.hword 22374
.hword 4402
.hword 2
.hword 8738
.hword 546
.hword 26214
.hword 614
.hword 21794
.hword 546
.hword 21794
.hword 8738
.hword 21862
.hword 9830
.hword 21845
.hword 9557
.hword 22359
.hword 10071
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 21861
.hword 12288
.hword 9573
.hword 12288
.hword 9557
.hword 0
.hword 26211
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13906
.hword 0
.hword 13909
.hword 0
.hword 13653
.hword 0
.hword 870
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 4915
.hword 12288
.hword 12609
.hword 12288
.hword 13124
.hword 12288
.hword 13121
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 13363
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 0
.hword 13107
.hword 0
.hword 13379
.hword 12288
.hword 17427
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 4915
.hword 0
.hword 13363
.hword 3
.hword 13380
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 12595
.hword 12288
.hword 13331
.hword 12288
.hword 13379
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 13107
.hword 0
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 8738
.hword 13090
.hword 13107
.hword 8754
.hword 8738
.hword 8738
.hword 8738
.hword 4642
.hword 4625
.hword 4642
.hword 4626
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4625
.hword 4625
.hword 4642
.hword 4642
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 9011
.hword 2
.hword 12834
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 25941
.hword 26210
.hword 21846
.hword 8738
.hword 25942
.hword 21862
.hword 21845
.hword 21845
.hword 21846
.hword 21845
.hword 21862
.hword 21845
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 26214
.hword 614
.hword 8738
.hword 546
.hword 21845
.hword 9830
.hword 21845
.hword 9557
.hword 21877
.hword 9557
.hword 21845
.hword 9557
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 8704
.hword 9558
.hword 22114
.hword 25941
.hword 26210
.hword 21846
.hword 8738
.hword 25942
.hword 21862
.hword 21845
.hword 21845
.hword 21846
.hword 21845
.hword 21862
.hword 21845
.hword 8738
.hword 8738
.hword 21845
.hword 9557
.hword 26214
.hword 614
.hword 8738
.hword 546
.hword 21845
.hword 9830
.hword 21845
.hword 9557
.hword 21877
.hword 9557
.hword 21845
.hword 9557
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 13076
.hword 12288
.hword 12612
.hword 12288
.hword 5185
.hword 12288
.hword 12609
.hword 0
.hword 17171
.hword 0
.hword 13104
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 5188
.hword 3
.hword 12612
.hword 3
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 16708
.hword 12288
.hword 13363
.hword 12288
.hword 13379
.hword 12288
.hword 13331
.hword 0
.hword 12595
.hword 0
.hword 13056
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17201
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 13363
.hword 12288
.hword 16708
.hword 12288
.hword 17427
.hword 0
.hword 17427
.hword 0
.hword 13107
.hword 0
.hword 13104
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 3
.hword 17201
.hword 3
.hword 13380
.hword 3
.hword 12612
.hword 3
.hword 13107
.hword 0
.hword 819
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4642
.hword 4625
.hword 4642
.hword 4641
.hword 4642
.hword 4626
.hword 8754
.hword 8738
.hword 13090
.hword 13107
.hword 8736
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4625
.hword 4625
.hword 8738
.hword 4626
.hword 4625
.hword 4625
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4626
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 4626
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 12834
.hword 2
.hword 9011
.hword 2
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 8704
.hword 0
.hword 8192
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 10103
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 29218
.hword 8823
.hword 8704
.hword 546
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 29184
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 8704
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 10103
.hword 8738
.hword 0
.hword 0
.hword 30583
.hword 10103
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 29218
.hword 8823
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 0
.hword 4915
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 819
.hword 0
.hword 12612
.hword 0
.hword 17203
.hword 3
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 0
.hword 17427
.hword 12288
.hword 17473
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 5188
.hword 3
.hword 17476
.hword 49
.hword 17476
.hword 52
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 8738
.hword 13090
.hword 13107
.hword 8754
.hword 8738
.hword 8738
.hword 8738
.hword 4642
.hword 4625
.hword 4642
.hword 4626
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4625
.hword 4625
.hword 4642
.hword 4642
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 9011
.hword 2
.hword 12834
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 0
.hword 4384
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 546
.hword 0
.hword 8498
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8736
.hword 0
.hword 4370
.hword 8192
.hword 13105
.hword 8192
.hword 4370
.hword 8192
.hword 8738
.hword 8192
.hword 26198
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 2
.hword 4402
.hword 34
.hword 13091
.hword 35
.hword 13075
.hword 2
.hword 8738
.hword 546
.hword 26214
.hword 614
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 4608
.hword 0
.hword 12576
.hword 0
.hword 4384
.hword 0
.hword 4384
.hword 0
.hword 8704
.hword 0
.hword 0
.hword 8736
.hword 0
.hword 12594
.hword 2
.hword 13090
.hword 2
.hword 4403
.hword 2
.hword 8465
.hword 0
.hword 545
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 0
.hword 4896
.hword 0
.hword 13106
.hword 0
.hword 4882
.hword 0
.hword 8994
.hword 0
.hword 8736
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 33
.hword 0
.hword 529
.hword 0
.hword 8723
.hword 0
.hword 8467
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 13123
.hword 0
.hword 13123
.hword 12288
.hword 8515
.hword 17152
.hword 16708
.hword 17152
.hword 17172
.hword 12288
.hword 13361
.hword 0
.hword 819
.hword 0
.hword 3
.hword 13107
.hword 0
.hword 13107
.hword 0
.hword 9010
.hword 0
.hword 12612
.hword 0
.hword 13076
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 12288
.hword 13377
.hword 12288
.hword 13124
.hword 12288
.hword 13123
.hword 13056
.hword 9025
.hword 4864
.hword 12612
.hword 17152
.hword 17172
.hword 17152
.hword 13361
.hword 12288
.hword 819
.hword 13107
.hword 4
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 13106
.hword 2
.hword 13107
.hword 3
.hword 12612
.hword 3
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4642
.hword 4625
.hword 4642
.hword 4641
.hword 4642
.hword 4626
.hword 8754
.hword 8738
.hword 13090
.hword 13107
.hword 8736
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4625
.hword 4625
.hword 8738
.hword 4626
.hword 4625
.hword 4625
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 4626
.hword 4626
.hword 4626
.hword 4626
.hword 4625
.hword 4626
.hword 8738
.hword 8738
.hword 13107
.hword 13107
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8721
.hword 2
.hword 8738
.hword 2
.hword 8721
.hword 2
.hword 12834
.hword 2
.hword 9011
.hword 2
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13074
.hword 0
.hword 4370
.hword 0
.hword 4384
.hword 0
.hword 8704
.hword 8192
.hword 8738
.hword 8192
.hword 26198
.hword 8704
.hword 9558
.hword 9760
.hword 9558
.hword 13091
.hword 2
.hword 13075
.hword 2
.hword 8465
.hword 0
.hword 546
.hword 0
.hword 8738
.hword 546
.hword 26214
.hword 614
.hword 21794
.hword 546
.hword 21794
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 8192
.hword 9558
.hword 8704
.hword 9558
.hword 9760
.hword 25942
.hword 9826
.hword 21846
.hword 9574
.hword 22374
.hword 9558
.hword 22114
.hword 25941
.hword 26210
.hword 21846
.hword 8738
.hword 21794
.hword 546
.hword 21794
.hword 8738
.hword 21862
.hword 9830
.hword 21845
.hword 9557
.hword 22359
.hword 10071
.hword 21845
.hword 9557
.hword 26214
.hword 614
.hword 8738
.hword 546
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8738
.hword 0
.hword 25954
.hword 8192
.hword 21858
.hword 25088
.hword 21858
.hword 26144
.hword 21858
.hword 22114
.hword 21858
.hword 21858
.hword 30306
.hword 21846
.hword 26146
.hword 8738
.hword 8738
.hword 26214
.hword 9830
.hword 21026
.hword 8741
.hword 21026
.hword 8741
.hword 22118
.hword 26213
.hword 21845
.hword 21845
.hword 30069
.hword 30069
.hword 21845
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 4608
.hword 0
.hword 8192
.hword 8192
.hword 8738
.hword 8192
.hword 26198
.hword 8704
.hword 9558
.hword 9760
.hword 9558
.hword 9826
.hword 25942
.hword 9574
.hword 21846
.hword 8499
.hword 0
.hword 8721
.hword 0
.hword 8738
.hword 546
.hword 26214
.hword 614
.hword 21794
.hword 546
.hword 21794
.hword 8738
.hword 21862
.hword 9830
.hword 21845
.hword 9557
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 102
.hword 24576
.hword 102
.hword 26112
.hword 6
.hword 26208
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 102
.hword 0
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1536
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 9826
.hword 25942
.hword 9574
.hword 21846
.hword 9558
.hword 22374
.hword 9557
.hword 22114
.hword 25958
.hword 26210
.hword 21845
.hword 8738
.hword 21846
.hword 21845
.hword 21862
.hword 21845
.hword 21862
.hword 9830
.hword 21845
.hword 9557
.hword 22359
.hword 10071
.hword 21845
.hword 9557
.hword 26214
.hword 8806
.hword 8738
.hword 8738
.hword 22134
.hword 9557
.hword 21845
.hword 9557
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 25088
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 25942
.hword 21862
.hword 21845
.hword 21845
.hword 21846
.hword 21845
.hword 21862
.hword 21845
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 21845
.hword 9830
.hword 21845
.hword 9557
.hword 21877
.hword 9557
.hword 21845
.hword 9557
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 0
.hword 8192
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21862
.hword 26150
.hword 21862
.hword 8742
.hword 21846
.hword 21845
.hword 22118
.hword 21845
.hword 8738
.hword 8738
.hword 30578
.hword 30583
.hword 8738
.hword 8738
.hword 30578
.hword 30583
.hword 26214
.hword 9830
.hword 8738
.hword 8738
.hword 22357
.hword 21845
.hword 21845
.hword 21845
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 8738
.hword 8738
.hword 30583
.hword 10103
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 25088
.hword 0
.hword 26144
.hword 0
.hword 22048
.hword 0
.hword 26144
.hword 0
.hword 8704
.hword 0
.hword 30496
.hword 0
.hword 8736
.hword 9558
.hword 22374
.hword 9557
.hword 22114
.hword 25942
.hword 26210
.hword 21845
.hword 8738
.hword 21845
.hword 21845
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 22359
.hword 10071
.hword 21845
.hword 9557
.hword 26214
.hword 21094
.hword 8738
.hword 21794
.hword 22134
.hword 21845
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1638
.hword 24576
.hword 102
.hword 26112
.hword 6
.hword 26112
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 96
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 0
.hword 30496
.hword 0
.hword 8736
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 29184
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 8738
.hword 8738
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 10103
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 8736
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 8743
.hword 30583
.hword 39
.hword 631
.hword 0
.hword 546
.hword 0
.hword 0
.hword 0
.hword 30583
.hword 10103
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 8738
.hword 30583
.hword 0
.hword 30578
.hword 0
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 29184
.hword 0
.hword 8704
.hword 0
.hword 0
.hword 30578
.hword 30583
.hword 30578
.hword 30583
.hword 30578
.hword 30583
.hword 30583
.hword 8823
.hword 30583
.hword 631
.hword 30583
.hword 39
.hword 8738
.hword 2
.hword 0
.hword 0
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30583
.hword 10103
.hword 30498
.hword 10103
.hword 29184
.hword 10103
.hword 29184
.hword 10103
.hword 29184
.hword 10103
.hword 8704
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 30496
.hword 0
.hword 29184
.hword 0
.hword 8192
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30578
.hword 30583
.hword 30496
.hword 30583
.hword 30496
.hword 30583
.hword 0
.hword 0
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 30583
.hword 10103
.hword 30583
.hword 551
.hword 30583
.hword 2
.hword 30583
.hword 2
.hword 0
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 2
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21840
.hword 0
.hword 21845
.hword 20480
.hword 21845
.hword 0
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 0
.hword 21845
.hword 5
.hword 21845
.hword 85
.hword 21845
.hword 5
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26208
.hword 0
.hword 26214
.hword 24576
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 6
.hword 26214
.hword 102
.hword 26214
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 20480
.hword 0
.hword 5376
.hword 0
.hword 12624
.hword 0
.hword 12565
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21760
.hword 20565
.hword 4437
.hword 5393
.hword 4369
.hword 4371
.hword 4369
.hword 4369
.hword 4371
.hword 4369
.hword 4369
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 0
.hword 4369
.hword 5
.hword 4369
.hword 1361
.hword 12561
.hword 20753
.hword 12561
.hword 4369
.hword 4881
.hword 4401
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 5
.hword 0
.hword 81
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 26208
.hword 102
.hword -26272
.hword 105
.hword -26218
.hword 153
.hword -26218
.hword 153
.hword -26272
.hword 105
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 26112
.hword 1638
.hword -27136
.hword 1689
.hword -26272
.hword 1689
.hword -26272
.hword 1689
.hword -27136
.hword 1689
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1632
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 96
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1536
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 20480
.hword 0
.hword 20480
.hword 20480
.hword 21845
.hword 20480
.hword 21845
.hword 20480
.hword 21845
.hword 21760
.hword 21845
.hword 21840
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 1365
.hword 21845
.hword 1365
.hword 21845
.hword 1365
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 24576
.hword 24576
.hword 26214
.hword 24576
.hword 26214
.hword 24576
.hword 26214
.hword 26112
.hword 26214
.hword 26208
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 20480
.hword 12561
.hword 5376
.hword 4369
.hword 5376
.hword 4369
.hword 5376
.hword 4369
.hword 5376
.hword 4369
.hword 5376
.hword 4371
.hword 17664
.hword 4401
.hword 17488
.hword 13073
.hword 4369
.hword 4369
.hword 4387
.hword 4369
.hword 4881
.hword 4881
.hword 12561
.hword 4403
.hword 4369
.hword 13073
.hword 4371
.hword 17476
.hword 17457
.hword 17476
.hword 17170
.hword 17476
.hword 4369
.hword 12593
.hword 12561
.hword 4403
.hword 4369
.hword 4881
.hword 4369
.hword 4401
.hword 4369
.hword 4881
.hword 17475
.hword 13332
.hword 17460
.hword 17476
.hword 17460
.hword 17476
.hword 81
.hword 0
.hword 1299
.hword 0
.hword 20755
.hword 0
.hword 20753
.hword 0
.hword 4369
.hword 5
.hword 4369
.hword 5
.hword 17475
.hword 81
.hword 17475
.hword 1348
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 1365
.hword 21845
.hword 1365
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 17488
.hword 16657
.hword 17488
.hword 17428
.hword 17488
.hword 17476
.hword 9296
.hword 13124
.hword 16720
.hword 8772
.hword 16720
.hword 9028
.hword 17664
.hword 8772
.hword 17664
.hword 13124
.hword 13380
.hword 17475
.hword 17476
.hword 17204
.hword 17476
.hword 12868
.hword 17474
.hword 8738
.hword 9011
.hword 8738
.hword 12834
.hword 9011
.hword 8994
.hword 12834
.hword 8755
.hword 8739
.hword 17220
.hword 8772
.hword 8996
.hword 8772
.hword 16947
.hword 8738
.hword 8994
.hword 8739
.hword 12834
.hword 12835
.hword 8738
.hword 12835
.hword 9011
.hword 9010
.hword 12834
.hword 9010
.hword 16931
.hword 1348
.hword 8739
.hword 1346
.hword 8739
.hword 1314
.hword 8739
.hword 1300
.hword 17442
.hword 84
.hword 17442
.hword 84
.hword 17442
.hword 5
.hword 21570
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 102
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 6
.hword 26112
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 96
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1632
.hword 0
.hword 1536
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 96
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1536
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 21760
.hword 0
.hword 20480
.hword 0
.hword 0
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21845
.hword 21760
.hword 1365
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 26112
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26112
.hword 1638
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 20480
.hword 8771
.hword 0
.hword 13333
.hword 0
.hword 9237
.hword 0
.hword 17744
.hword 0
.hword 20480
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 9011
.hword 8755
.hword 13090
.hword 8738
.hword 8739
.hword 8740
.hword 8994
.hword 9557
.hword 12850
.hword 20480
.hword 8789
.hword 0
.hword 21760
.hword 0
.hword 0
.hword 8738
.hword 8755
.hword 13107
.hword 8994
.hword 8738
.hword 21282
.hword 12834
.hword 21299
.hword 9011
.hword 1362
.hword 8738
.hword 5
.hword 21845
.hword 0
.hword 0
.hword 0
.hword 1346
.hword 0
.hword 85
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8752
.hword 0
.hword -8739
.hword 0
.hword -8739
.hword -8960
.hword 13
.hword -8960
.hword 221
.hword -12288
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 3536
.hword 0
.hword 3549
.hword 0
.hword 3549
.hword 0
.hword 221
.hword 0
.hword 13
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 13
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 0
.hword 8704
.hword 0
.hword 8736
.hword 0
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8704
.hword 8226
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 0
.hword 8738
.hword 2
.hword 8738
.hword 546
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 2
.hword 0
.hword 34
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26208
.hword 0
.hword 16076
.hword 0
.hword -8804
.hword -13312
.hword 12
.hword -18944
.hword 204
.hword -16384
.hword 27835
.hword -14644
.hword -13638
.hword -14667
.hword -21846
.hword -17562
.hword -21845
.hword -22834
.hword -21846
.hword 27016
.hword -21846
.hword 0
.hword 0
.hword 0
.hword 0
.hword -13111
.hword -14644
.hword -8749
.hword -21300
.hword 27852
.hword -13658
.hword -21851
.hword -13142
.hword -21852
.hword -13142
.hword -21852
.hword 17578
.hword 3264
.hword 0
.hword 1708
.hword 0
.hword 3274
.hword 0
.hword 198
.hword 0
.hword 12
.hword 3276
.hword 26221
.hword 3236
.hword 19145
.hword 3146
.hword 19140
.hword 4
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 13056
.hword 17427
.hword 4864
.hword 13380
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 12288
.hword 17427
.hword 4864
.hword 13380
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 13056
.hword 5171
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 13056
.hword 17203
.hword 4864
.hword 17476
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4915
.hword 13056
.hword 17473
.hword 17152
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 819
.hword 0
.hword 13380
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 0
.hword 4912
.hword 12288
.hword 17427
.hword 4864
.hword 13380
.hword 13056
.hword 13380
.hword 0
.hword 13363
.hword 12288
.hword 5187
.hword 0
.hword 0
.hword 51
.hword 0
.hword 13124
.hword 0
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 12288
.hword 4915
.hword 17152
.hword 17476
.hword 12288
.hword 13380
.hword 12288
.hword 13377
.hword 0
.hword 13363
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 17476
.hword 3
.hword 13107
.hword 3
.hword 12835
.hword 3
.hword 13107
.hword 3
.hword 13107
.hword 3
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -12288
.hword -8739
.hword -8960
.hword -8739
.hword -8960
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 13
.hword -8739
.hword 13
.hword -8739
.hword 221
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword 8192
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8736
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 34
.hword 0
.hword 546
.hword 0
.hword 8738
.hword 0
.hword 8738
.hword 0
.hword 8738
.hword 2
.hword 8738
.hword 2
.hword 8738
.hword 34
.hword 8738
.hword 546
.hword -16384
.hword -29220
.hword 27648
.hword -30579
.hword -9216
.hword -30579
.hword -10560
.hword -30579
.hword -8768
.hword -30579
.hword -8768
.hword -8739
.hword -8768
.hword -8739
.hword -8768
.hword -8819
.hword -13944
.hword 19114
.hword -14200
.hword -15191
.hword -13176
.hword -14774
.hword -21368
.hword 14022
.hword -13096
.hword 15827
.hword -8739
.hword -8749
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 17476
.hword -21846
.hword 18124
.hword -25436
.hword 27805
.hword -15292
.hword -8749
.hword 17516
.hword -8739
.hword 27869
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 17476
.hword 6
.hword 26316
.hword 12
.hword 11741
.hword 105
.hword 11724
.hword 1570
.hword 11734
.hword 3218
.hword -8739
.hword 3230
.hword -8739
.hword 3230
.hword -4643
.hword 3218
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13056
.hword 5171
.hword 16688
.hword 17476
.hword 17456
.hword 17172
.hword 17152
.hword 17457
.hword 12288
.hword 13107
.hword 12288
.hword 3
.hword 12288
.hword 3
.hword 12288
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 49
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16688
.hword 17476
.hword 17427
.hword 17457
.hword 12611
.hword 17475
.hword 13104
.hword 13107
.hword 13056
.hword 3
.hword 13104
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 816
.hword 0
.hword 48
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13104
.hword 5171
.hword 17427
.hword 17172
.hword 5187
.hword 17459
.hword 13104
.hword 17476
.hword 12288
.hword 13107
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 819
.hword 0
.hword 51
.hword 0
.hword 51
.hword 0
.hword 3
.hword 0
.hword 12288
.hword 5187
.hword 17200
.hword 17476
.hword 12592
.hword 17475
.hword 17152
.hword 5188
.hword 12288
.hword 13107
.hword 0
.hword 13104
.hword 0
.hword 12288
.hword 0
.hword 12288
.hword 13107
.hword 0
.hword 788
.hword 0
.hword 817
.hword 0
.hword 835
.hword 0
.hword 819
.hword 0
.hword 3
.hword 0
.hword 3
.hword 0
.hword 0
.hword 0
.hword 4864
.hword 17476
.hword 16688
.hword 5188
.hword 17456
.hword 12612
.hword 13056
.hword 13124
.hword 12288
.hword 13107
.hword 0
.hword 13056
.hword 0
.hword 0
.hword 0
.hword 0
.hword 836
.hword 0
.hword 835
.hword 0
.hword 836
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 12288
.hword 5171
.hword 4864
.hword 17476
.hword 16688
.hword 12612
.hword 17152
.hword 17172
.hword 12288
.hword 13107
.hword 0
.hword 51
.hword 0
.hword 51
.hword 0
.hword 3
.hword 13107
.hword 0
.hword 836
.hword 0
.hword 788
.hword 0
.hword 49
.hword 0
.hword 51
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8752
.hword -8739
.hword -8960
.hword -8739
.hword -8960
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 3549
.hword -8739
.hword 13
.hword -8739
.hword 13
.hword -8739
.hword 0
.hword 8736
.hword 8738
.hword 8736
.hword 8738
.hword 8736
.hword 8738
.hword 8736
.hword 8738
.hword 8736
.hword 8738
.hword 8736
.hword 8738
.hword 8704
.hword 8738
.hword 8704
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 546
.hword 8738
.hword 546
.hword 8738
.hword 546
.hword 8738
.hword 546
.hword 8738
.hword 34
.hword 8738
.hword 34
.hword 8738
.hword 2
.hword 8738
.hword 0
.hword -8768
.hword -10104
.hword -8768
.hword -10104
.hword -8768
.hword -8824
.hword -8768
.hword -8824
.hword -11328
.hword -8739
.hword -9024
.hword -8739
.hword -9216
.hword -8739
.hword -9216
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 11741
.hword 11741
.hword 3218
.hword 11741
.hword 3218
.hword 9181
.hword 3218
.hword 8925
.hword 3218
.hword 8765
.hword 3273
.hword 8749
.hword 12
.hword 8745
.hword 12
.hword -15726
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 28672
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 112
.hword 0
.hword 1904
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 28672
.hword 119
.hword 0
.hword 119
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 1904
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 7
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8960
.hword -8739
.hword -12288
.hword -8739
.hword 0
.hword -8739
.hword 0
.hword -8752
.hword 0
.hword -8960
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8960
.hword -8739
.hword -8960
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 221
.hword -8739
.hword 0
.hword 3549
.hword 0
.hword 3549
.hword 0
.hword 221
.hword 0
.hword 13
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8192
.hword 8738
.hword 0
.hword 8738
.hword 0
.hword 8738
.hword 0
.hword 8736
.hword 0
.hword 8192
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8192
.hword 8738
.hword 0
.hword 8704
.hword 0
.hword 0
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 546
.hword 8738
.hword 2
.hword 8738
.hword 0
.hword 0
.hword 0
.hword 546
.hword 0
.hword 34
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 27648
.hword -8739
.hword -16384
.hword -8740
.hword 0
.hword -11370
.hword 0
.hword 10592
.hword 0
.hword -13312
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword -8739
.hword 8738
.hword 8738
.hword 8738
.hword 8748
.hword 8738
.hword 8908
.hword 8738
.hword 8800
.hword 8738
.hword 26112
.hword 26214
.hword -8739
.hword 8925
.hword -8739
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword 8738
.hword -28126
.hword 8738
.hword -15838
.hword 8738
.hword 26146
.hword 26214
.hword 102
.hword -15838
.hword 0
.hword 1570
.hword 0
.hword 3106
.hword 0
.hword 194
.hword 0
.hword 12
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26208
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 26112
.hword 6
.hword 26112
.hword 102
.hword 24576
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1632
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 102
.hword 0
.hword 6
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 0
.hword 26112
.hword 0
.hword 26208
.hword 0
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 24678
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 6
.hword 26214
.hword 1638
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 6
.hword 0
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 26214
.hword 102
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 24576
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26208
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 102
.hword 0
.hword 1638
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 26214
.hword 102
.hword 26214
.hword 1638
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 6
.hword 26214
.hword 6
.hword 26214
.hword 0
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26208
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 1638
.hword 26214
.hword 102
.hword 26214
.hword 102
.hword 26214
.hword 6
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26112
.hword 26214
.hword 24576
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26208
.hword 0
.hword 26112
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26112
.hword 26214
.hword 26112
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 102
.hword 26214
.hword 0
.hword 1638
.hword 0
.hword 1638
.hword 0
.hword 102
.hword 0
.hword 6
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 24576
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26214
.hword 0
.hword 26208
.hword 0
.hword 24576
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 24576
.hword 26214
.hword 0
.hword 26112
.hword 0
.hword 0
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 26214
.hword 1638
.hword 26214
.hword 6
.hword 26214
.hword 0
.hword 0
.hword 0
.hword 1638
.hword 0
.hword 102
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.global spritesheetMap
.align 2
.type spritesheetMap, %object
.size spritesheetMap, 2048
spritesheetMap:
.hword 0
.hword 1
.hword 2
.hword 3
.hword 4
.hword 5
.hword 6
.hword 7
.hword 8
.hword 9
.hword 10
.hword 11
.hword 12
.hword 13
.hword 14
.hword 15
.hword 16
.hword 17
.hword 18
.hword 19
.hword 20
.hword 21
.hword 22
.hword 23
.hword 24
.hword 25
.hword 26
.hword 27
.hword 28
.hword 29
.hword 30
.hword 31
.hword 32
.hword 33
.hword 34
.hword 35
.hword 36
.hword 37
.hword 38
.hword 39
.hword 40
.hword 41
.hword 42
.hword 43
.hword 44
.hword 45
.hword 46
.hword 47
.hword 48
.hword 49
.hword 50
.hword 51
.hword 52
.hword 53
.hword 54
.hword 55
.hword 56
.hword 57
.hword 58
.hword 59
.hword 60
.hword 61
.hword 62
.hword 63
.hword 64
.hword 65
.hword 66
.hword 67
.hword 68
.hword 69
.hword 70
.hword 71
.hword 72
.hword 73
.hword 74
.hword 75
.hword 76
.hword 77
.hword 78
.hword 79
.hword 80
.hword 81
.hword 82
.hword 83
.hword 84
.hword 85
.hword 86
.hword 87
.hword 88
.hword 89
.hword 90
.hword 91
.hword 92
.hword 93
.hword 94
.hword 95
.hword 96
.hword 97
.hword 98
.hword 99
.hword 100
.hword 101
.hword 102
.hword 103
.hword 104
.hword 105
.hword 106
.hword 107
.hword 108
.hword 109
.hword 110
.hword 111
.hword 112
.hword 113
.hword 114
.hword 115
.hword 116
.hword 117
.hword 118
.hword 119
.hword 120
.hword 121
.hword 122
.hword 123
.hword 124
.hword 125
.hword 126
.hword 127
.hword 128
.hword 129
.hword 130
.hword 131
.hword 132
.hword 133
.hword 8326
.hword 8327
.hword 8328
.hword 8329
.hword 8330
.hword 8331
.hword 8332
.hword 8333
.hword 142
.hword 143
.hword 144
.hword 145
.hword 4242
.hword 4243
.hword 4244
.hword 4245
.hword 150
.hword 151
.hword 4248
.hword 4249
.hword 154
.hword 155
.hword 156
.hword 157
.hword 158
.hword 159
.hword 160
.hword 161
.hword 162
.hword 163
.hword 164
.hword 165
.hword 8358
.hword 8359
.hword 8360
.hword 8361
.hword 8362
.hword 8363
.hword 8364
.hword 8365
.hword 174
.hword 175
.hword 176
.hword 177
.hword 4274
.hword 4275
.hword 4276
.hword 4277
.hword 4278
.hword 4279
.hword 4280
.hword 4281
.hword 186
.hword 187
.hword 188
.hword 189
.hword 190
.hword 191
.hword 192
.hword 193
.hword 194
.hword 195
.hword 196
.hword 197
.hword 198
.hword 199
.hword 8392
.hword 8393
.hword 202
.hword 203
.hword 204
.hword 205
.hword 206
.hword 207
.hword 208
.hword 209
.hword 4306
.hword 4307
.hword 4308
.hword 4309
.hword 214
.hword 215
.hword 4312
.hword 4313
.hword 218
.hword 219
.hword 220
.hword 221
.hword 222
.hword 223
.hword 224
.hword 225
.hword 226
.hword 227
.hword 228
.hword 229
.hword 230
.hword 231
.hword 8424
.hword 8425
.hword 234
.hword 235
.hword 236
.hword 237
.hword 238
.hword 239
.hword 240
.hword 241
.hword 4338
.hword 4339
.hword 4340
.hword 4341
.hword 4342
.hword 4343
.hword 4344
.hword 4345
.hword 250
.hword 251
.hword 252
.hword 253
.hword 254
.hword 255
.hword 256
.hword 257
.hword 258
.hword 259
.hword 260
.hword 261
.hword 262
.hword 263
.hword 264
.hword 265
.hword 266
.hword 267
.hword 268
.hword 269
.hword 270
.hword 271
.hword 272
.hword 273
.hword 274
.hword 275
.hword 276
.hword 277
.hword 24854
.hword 24855
.hword 280
.hword 281
.hword 282
.hword 283
.hword 284
.hword 285
.hword 286
.hword 287
.hword 288
.hword 289
.hword 290
.hword 291
.hword 292
.hword 293
.hword 294
.hword 295
.hword 296
.hword 297
.hword 298
.hword 299
.hword 300
.hword 301
.hword 302
.hword 303
.hword 304
.hword 305
.hword 306
.hword 307
.hword 308
.hword 309
.hword 310
.hword 311
.hword 312
.hword 313
.hword 314
.hword 315
.hword 316
.hword 317
.hword 318
.hword 319
.hword 320
.hword 321
.hword 322
.hword 323
.hword 324
.hword 325
.hword 326
.hword 327
.hword 328
.hword 329
.hword 330
.hword 331
.hword 332
.hword 333
.hword 334
.hword 335
.hword 336
.hword 337
.hword 4434
.hword 4435
.hword 4436
.hword 4437
.hword 342
.hword 343
.hword 4440
.hword 4441
.hword 346
.hword 347
.hword 348
.hword 349
.hword 350
.hword 351
.hword 352
.hword 353
.hword 354
.hword 355
.hword 356
.hword 357
.hword 358
.hword 359
.hword 360
.hword 361
.hword 362
.hword 363
.hword 364
.hword 365
.hword 366
.hword 367
.hword 368
.hword 369
.hword 4466
.hword 4467
.hword 4468
.hword 4469
.hword 4470
.hword 4471
.hword 4472
.hword 4473
.hword 378
.hword 379
.hword 380
.hword 381
.hword 382
.hword 383
.hword 384
.hword 385
.hword 386
.hword 387
.hword 388
.hword 389
.hword 20870
.hword 20871
.hword 20872
.hword 20873
.hword 394
.hword 395
.hword 396
.hword 12685
.hword 12686
.hword 399
.hword 400
.hword 12689
.hword 12690
.hword 403
.hword 4500
.hword 4501
.hword 406
.hword 407
.hword 408
.hword 409
.hword 410
.hword 411
.hword 412
.hword 413
.hword 414
.hword 415
.hword 416
.hword 417
.hword 418
.hword 419
.hword 420
.hword 421
.hword 20902
.hword 20903
.hword 20904
.hword 20905
.hword 426
.hword 427
.hword 12716
.hword 12717
.hword 12718
.hword 431
.hword 12720
.hword 12721
.hword 12722
.hword 435
.hword 4532
.hword 4533
.hword 438
.hword 439
.hword 440
.hword 441
.hword 442
.hword 443
.hword 444
.hword 445
.hword 446
.hword 447
.hword 448
.hword 449
.hword 450
.hword 451
.hword 452
.hword 453
.hword 20934
.hword 20935
.hword 20936
.hword 20937
.hword 458
.hword 459
.hword 12748
.hword 12749
.hword 12750
.hword 463
.hword 12752
.hword 12753
.hword 12754
.hword 467
.hword 468
.hword 469
.hword 470
.hword 471
.hword 472
.hword 473
.hword 474
.hword 475
.hword 476
.hword 477
.hword 478
.hword 479
.hword 480
.hword 481
.hword 482
.hword 483
.hword 484
.hword 485
.hword 20966
.hword 20967
.hword 20968
.hword 20969
.hword 490
.hword 491
.hword 12780
.hword 12781
.hword 12782
.hword 495
.hword 12784
.hword 12785
.hword 12786
.hword 499
.hword 500
.hword 501
.hword 502
.hword 503
.hword 504
.hword 505
.hword 506
.hword 507
.hword 508
.hword 509
.hword 510
.hword 511
.hword 512
.hword 513
.hword 514
.hword 515
.hword 516
.hword 517
.hword 20998
.hword 20999
.hword 21000
.hword 21001
.hword 522
.hword 523
.hword 524
.hword 12813
.hword 12814
.hword 527
.hword 528
.hword 12817
.hword 12818
.hword 531
.hword 532
.hword 12821
.hword 12822
.hword 535
.hword 536
.hword 12825
.hword 12826
.hword 539
.hword 540
.hword 541
.hword 542
.hword 543
.hword 544
.hword 545
.hword 546
.hword 547
.hword 548
.hword 549
.hword 21030
.hword 21031
.hword 21032
.hword 21033
.hword 554
.hword 555
.hword 556
.hword 12845
.hword 12846
.hword 559
.hword 12848
.hword 12849
.hword 12850
.hword 563
.hword 12852
.hword 12853
.hword 12854
.hword 12855
.hword 12856
.hword 12857
.hword 12858
.hword 571
.hword 572
.hword 573
.hword 574
.hword 575
.hword 576
.hword 577
.hword 578
.hword 579
.hword 580
.hword 581
.hword 582
.hword 583
.hword 584
.hword 585
.hword 586
.hword 587
.hword 12876
.hword 12877
.hword 12878
.hword 591
.hword 12880
.hword 12881
.hword 12882
.hword 595
.hword 12884
.hword 12885
.hword 12886
.hword 12887
.hword 12888
.hword 12889
.hword 12890
.hword 12891
.hword 604
.hword 605
.hword 606
.hword 607
.hword 608
.hword 609
.hword 610
.hword 611
.hword 612
.hword 613
.hword 614
.hword 615
.hword 616
.hword 617
.hword 618
.hword 619
.hword 12908
.hword 12909
.hword 12910
.hword 12911
.hword 12912
.hword 12913
.hword 12914
.hword 12915
.hword 12916
.hword 12917
.hword 12918
.hword 631
.hword 12920
.hword 12921
.hword 12922
.hword 12923
.hword 636
.hword 637
.hword 638
.hword 639
.hword 640
.hword 641
.hword 642
.hword 643
.hword 644
.hword 645
.hword 646
.hword 647
.hword 648
.hword 649
.hword 650
.hword 651
.hword 652
.hword 653
.hword 654
.hword 655
.hword 656
.hword 657
.hword 658
.hword 659
.hword 17044
.hword 17045
.hword 17046
.hword 17047
.hword 664
.hword 665
.hword 666
.hword 667
.hword 668
.hword 669
.hword 670
.hword 671
.hword 672
.hword 673
.hword 674
.hword 675
.hword 676
.hword 677
.hword 678
.hword 679
.hword 680
.hword 681
.hword 682
.hword 683
.hword 684
.hword 685
.hword 686
.hword 687
.hword 688
.hword 689
.hword 690
.hword 691
.hword 17076
.hword 17077
.hword 17078
.hword 17079
.hword 696
.hword 697
.hword 698
.hword 699
.hword 700
.hword 701
.hword 702
.hword 703
.hword 704
.hword 705
.hword 706
.hword 707
.hword 708
.hword 709
.hword 710
.hword 711
.hword 712
.hword 713
.hword 714
.hword 715
.hword 716
.hword 717
.hword 718
.hword 719
.hword 720
.hword 721
.hword 722
.hword 723
.hword 17108
.hword 17109
.hword 17110
.hword 17111
.hword 728
.hword 729
.hword 730
.hword 731
.hword 732
.hword 733
.hword 734
.hword 735
.hword 736
.hword 737
.hword 738
.hword 739
.hword 740
.hword 741
.hword 742
.hword 743
.hword 744
.hword 745
.hword 746
.hword 747
.hword 748
.hword 749
.hword 750
.hword 751
.hword 752
.hword 753
.hword 754
.hword 755
.hword 17140
.hword 17141
.hword 17142
.hword 17143
.hword 760
.hword 761
.hword 762
.hword 763
.hword 764
.hword 765
.hword 766
.hword 767
.hword 768
.hword 769
.hword 770
.hword 771
.hword 772
.hword 773
.hword 774
.hword 775
.hword 776
.hword 777
.hword 778
.hword 779
.hword 780
.hword 781
.hword 782
.hword 783
.hword 25360
.hword 25361
.hword 25362
.hword 25363
.hword 17172
.hword 17173
.hword 17174
.hword 17175
.hword 25368
.hword 25369
.hword 25370
.hword 25371
.hword 796
.hword 797
.hword 798
.hword 799
.hword 800
.hword 801
.hword 802
.hword 803
.hword 804
.hword 805
.hword 806
.hword 807
.hword 808
.hword 809
.hword 810
.hword 811
.hword 812
.hword 813
.hword 814
.hword 815
.hword 25392
.hword 25393
.hword 25394
.hword 25395
.hword 17204
.hword 17205
.hword 17206
.hword 17207
.hword 25400
.hword 25401
.hword 25402
.hword 25403
.hword 828
.hword 829
.hword 830
.hword 831
.hword 832
.hword 833
.hword 834
.hword 835
.hword 836
.hword 837
.hword 838
.hword 839
.hword 840
.hword 841
.hword 842
.hword 843
.hword 844
.hword 845
.hword 846
.hword 847
.hword 25424
.hword 25425
.hword 25426
.hword 25427
.hword 17236
.hword 17237
.hword 17238
.hword 17239
.hword 25432
.hword 25433
.hword 25434
.hword 25435
.hword 860
.hword 861
.hword 862
.hword 863
.hword 864
.hword 865
.hword 866
.hword 867
.hword 868
.hword 869
.hword 870
.hword 871
.hword 872
.hword 873
.hword 874
.hword 875
.hword 876
.hword 877
.hword 878
.hword 879
.hword 25456
.hword 25457
.hword 25458
.hword 25459
.hword 17268
.hword 17269
.hword 17270
.hword 17271
.hword 25464
.hword 25465
.hword 25466
.hword 25467
.hword 892
.hword 893
.hword 894
.hword 895
.hword 896
.hword 897
.hword 898
.hword 899
.hword 900
.hword 901
.hword 902
.hword 903
.hword 904
.hword 905
.hword 906
.hword 907
.hword 908
.hword 909
.hword 910
.hword 911
.hword 17296
.hword 17297
.hword 17298
.hword 17299
.hword 17300
.hword 17301
.hword 17302
.hword 17303
.hword 920
.hword 921
.hword 922
.hword 923
.hword 924
.hword 925
.hword 926
.hword 927
.hword 928
.hword 929
.hword 930
.hword 931
.hword 932
.hword 933
.hword 934
.hword 935
.hword 936
.hword 937
.hword 938
.hword 939
.hword 940
.hword 941
.hword 942
.hword 943
.hword 17328
.hword 17329
.hword 17330
.hword 17331
.hword 17332
.hword 17333
.hword 17334
.hword 17335
.hword 952
.hword 953
.hword 954
.hword 955
.hword 956
.hword 957
.hword 958
.hword 959
.hword 960
.hword 961
.hword 962
.hword 963
.hword 964
.hword 965
.hword 966
.hword 967
.hword 968
.hword 969
.hword 970
.hword 971
.hword 972
.hword 973
.hword 974
.hword 975
.hword 17360
.hword 17361
.hword 17362
.hword 17363
.hword 17364
.hword 17365
.hword 17366
.hword 17367
.hword 984
.hword 985
.hword 986
.hword 987
.hword 988
.hword 989
.hword 990
.hword 991
.hword 992
.hword 993
.hword 994
.hword 995
.hword 996
.hword 997
.hword 998
.hword 999
.hword 1000
.hword 1001
.hword 1002
.hword 1003
.hword 1004
.hword 1005
.hword 1006
.hword 1007
.hword 17392
.hword 17393
.hword 17394
.hword 17395
.hword 17396
.hword 17397
.hword 17398
.hword 17399
.hword 1016
.hword 1017
.hword 1018
.hword 1019
.hword 1020
.hword 1021
.hword 1022
.hword 1023
.global spritesheetPal
.align 2
.type spritesheetPal, %object
.size spritesheetPal, 512
spritesheetPal:
.hword 16991
.hword 19814
.hword 25303
.hword 6342
.hword 26156
.hword 14776
.hword 31710
.hword 32767
.hword 4404
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 10502
.hword 30687
.hword 4228
.hword 9671
.hword 10731
.hword 8519
.hword 26156
.hword 4404
.hword 14776
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 31775
.hword 31775
.hword 36
.hword 5926
.hword 4404
.hword 5757
.hword 4319
.hword 12061
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16991
.hword 8841
.hword 4228
.hword 8050
.hword 6342
.hword 15925
.hword 10606
.hword 7401
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16991
.hword 737
.hword 13199
.hword 17297
.hword 6984
.hword 5285
.hword 29596
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16991
.hword 5757
.hword 6342
.hword 25303
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 16991
.hword 24311
.hword 6322
.hword 5305
.hword 7585
.hword 8615
.hword 7399
.hword 19027
.hword 8541
.hword 7406
.hword 8769
.hword 9927
.hword 8458
.hword 4252
.hword 6326
.hword 13774
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
.hword 0
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global functest
.type functest, %function
functest:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
rbit w0, w0
clz w0, w0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size functest, .-functest
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global threading
.type threading, %function
threading:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w1, [sp, 28]
ldr w0, [sp, 24]
cmp w1, w0
ble .L2
bl t
b .L3
.L2:
bl q
.L3:
ldr w1, [sp, 28]
ldr w0, [sp, 24]
cmp w1, w0
bgt .L5
bl q1
.L5:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size threading, .-threading
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "ABNORMAL PROGRAM TERMINATION\n"
.text
.align 2
.global abort
.type abort, %function
abort:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
mov w0, 6
bl raise
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 29
mov x1, 1
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl fwrite
mov w0, 3
bl exit
.cfi_endproc
.LFE6:
.size abort, .-abort
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global a
.bss
.align 2
.type a, %object
.size a, 4
a:
.zero 4
.global b
.align 2
.type b, %object
.size b, 4
b:
.zero 4
.global c
.align 2
.type c, %object
.size c, 4
c:
.zero 4
.global d
.align 2
.type d, %object
.size d, 4
d:
.zero 4
.text
.align 2
.global e
.type e, %function
e:
.LFB0:
.cfi_startproc
adrp x0, b
add x0, x0, :lo12:b
ldr w0, [x0]
ret
.cfi_endproc
.LFE0:
.size e, .-e
.align 2
.global f
.type f, %function
f:
.LFB1:
.cfi_startproc
adrp x0, c
add x0, x0, :lo12:c
ldr w0, [x0]
ret
.cfi_endproc
.LFE1:
.size f, .-f
.align 2
.global g
.type g, %function
g:
.LFB2:
.cfi_startproc
adrp x0, d
add x0, x0, :lo12:d
ldr w0, [x0]
ret
.cfi_endproc
.LFE2:
.size g, .-g
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d\n"
.text
.align 2
.global printPar
.type printPar, %function
printPar:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w1, [sp, 24]
ldr w0, [sp, 28]
cmp w1, w0
bgt .L4
ldr w0, [sp, 24]
and w0, w0, 1
cmp w0, 0
bne .L3
ldr w1, [sp, 24]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
.L3:
ldr w0, [sp, 24]
add w0, w0, 1
mov w1, w0
ldr w0, [sp, 28]
bl printPar
.L4:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size printPar, .-printPar
.section .rodata
.align 3
.LC1:
.string "%d"
.text
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 24]
mov x1, 0
add x0, sp, 20
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr w0, [sp, 20]
mov w1, 0
bl printPar
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 24]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L7
bl __stack_chk_fail
.L7:
mov w0, w1
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global GUID_NDIS_802_11_BSSID_LIST_SCAN
.section .rodata
.align 3
.type GUID_NDIS_802_11_BSSID_LIST_SCAN, %object
.size GUID_NDIS_802_11_BSSID_LIST_SCAN, 24
GUID_NDIS_802_11_BSSID_LIST_SCAN:
.xword 228458977
.hword -17808
.hword 4564
.string "\266u"
.ascii " HW\0037"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d..%d..%d"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 10
str w0, [sp, 20]
mov w0, 5
str w0, [sp, 24]
str wzr, [sp, 28]
ldr w0, [sp, 20]
add w1, w0, 1
str w1, [sp, 20]
ldr w1, [sp, 24]
add w1, w1, 1
str w1, [sp, 24]
ldr w1, [sp, 24]
cmp w1, w0
bge .L2
ldr w0, [sp, 20]
add w1, w0, 1
str w1, [sp, 20]
b .L3
.L2:
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
ldr w0, [sp, 24]
.L3:
str w0, [sp, 28]
ldr w3, [sp, 28]
ldr w2, [sp, 24]
ldr w1, [sp, 20]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global val
.bss
.align 3
.type val, %object
.size val, 8
val:
.zero 8
.global state
.align 3
.type state, %object
.size state, 8
state:
.zero 8
.global count
.align 3
.type count, %object
.size count, 8
count:
.zero 8
.global count2
.align 3
.type count2, %object
.size count2, 8
count2:
.zero 8
.global state2
.align 3
.type state2, %object
.size state2, 8
state2:
.zero 8
.text
.align 2
.global worker
.type worker, %function
worker:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
cmp x0, 1
ble .L3
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bge .L3
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsr x2, x0, 63
add x0, x2, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl worker
.L3:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size worker, .-worker
.align 2
.global worker2
.type worker2, %function
worker2:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
cmp x0, 1
ble .L6
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
ble .L6
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsr x2, x0, 63
add x0, x2, x0
asr x0, x0, 1
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsr x1, x0, 63
add x0, x1, x0
asr x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl worker2
.L6:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size worker2, .-worker2
.align 2
.global insert2
.type insert2, %function
insert2:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, state
add x0, x0, :lo12:state
str xzr, [x0]
adrp x0, val
add x0, x0, :lo12:val
str xzr, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
add x1, x0, 1
adrp x0, count2
add x0, x0, :lo12:count2
str x1, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 16]
str x1, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
mov x1, x0
ldr x0, [sp, 24]
bl worker2
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size insert2, .-insert2
.align 2
.global insert
.type insert, %function
insert:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, state
add x0, x0, :lo12:state
str xzr, [x0]
adrp x0, val
add x0, x0, :lo12:val
str xzr, [x0]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
add x1, x0, 1
adrp x0, count
add x0, x0, :lo12:count
str x1, [x0]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 16]
str x1, [x0]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
mov x1, x0
ldr x0, [sp, 24]
bl worker
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size insert, .-insert
.align 2
.global remover
.type remover, %function
remover:
.LFB10:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
ldr x1, [sp, 16]
cmp x1, x0
bgt .L14
ldr x0, [sp, 16]
lsl x1, x0, 1
mov x0, 37854
movk x0, 0x4, lsl 16
cmp x1, x0
bgt .L12
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
blt .L12
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
cmp x0, 0
beq .L12
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
ble .L9
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl remover
b .L9
.L12:
ldr x0, [sp, 16]
lsl x1, x0, 1
mov x0, 37854
movk x0, 0x4, lsl 16
cmp x1, x0
bgt .L9
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
cmp x0, 0
beq .L9
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
blt .L9
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 1
add x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl remover
b .L9
.L14:
nop
.L9:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size remover, .-remover
.align 2
.global remover2
.type remover2, %function
remover2:
.LFB11:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
ldr x1, [sp, 16]
cmp x1, x0
bgt .L20
ldr x0, [sp, 16]
lsl x1, x0, 1
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
cmp x1, x0
bgt .L18
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bge .L18
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bge .L15
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsl x0, x0, 4
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl remover2
b .L15
.L18:
ldr x0, [sp, 16]
lsl x1, x0, 1
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
cmp x1, x0
bge .L15
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bge .L15
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 16]
lsl x0, x0, 4
add x0, x0, 8
ldr x2, [sp, 24]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 16]
lsl x0, x0, 1
add x0, x0, 1
mov x1, x0
ldr x0, [sp, 24]
bl remover2
b .L15
.L20:
nop
.L15:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size remover2, .-remover2
.align 2
.global deletetop
.type deletetop, %function
deletetop:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
cmp x0, 1
bne .L22
ldr x0, [sp, 24]
add x0, x0, 8
str xzr, [x0]
adrp x0, count
add x0, x0, :lo12:count
str xzr, [x0]
b .L21
.L22:
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 24]
add x0, x0, 8
ldr x1, [x1]
str x1, [x0]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
str xzr, [x0]
adrp x0, count
add x0, x0, :lo12:count
ldr x0, [x0]
sub x1, x0, #1
adrp x0, count
add x0, x0, :lo12:count
str x1, [x0]
mov x1, 1
ldr x0, [sp, 24]
bl remover
.L21:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size deletetop, .-deletetop
.align 2
.global deletetop2
.type deletetop2, %function
deletetop2:
.LFB13:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
cmp x0, 1
bne .L25
ldr x0, [sp, 24]
add x0, x0, 8
mov x1, 1569325056
movk x1, 0x4578, lsl 32
movk x1, 0x163, lsl 48
str x1, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
str xzr, [x0]
b .L24
.L25:
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldr x0, [sp, 24]
add x0, x0, 8
ldr x1, [x1]
str x1, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
mov x1, 1569325056
movk x1, 0x4578, lsl 32
movk x1, 0x163, lsl 48
str x1, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
ldr x0, [x0]
sub x1, x0, #1
adrp x0, count2
add x0, x0, :lo12:count2
str x1, [x0]
mov x1, 1
ldr x0, [sp, 24]
bl remover2
.L24:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size deletetop2, .-deletetop2
.align 2
.global increase
.type increase, %function
increase:
.LFB14:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
ldr x0, [sp, 40]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x2, [x0]
ldr x0, [sp, 40]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 32]
add x1, x2, x1
str x1, [x0]
ldr x1, [sp, 40]
ldr x0, [sp, 24]
bl worker
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE14:
.size increase, .-increase
.align 2
.global decrease
.type decrease, %function
decrease:
.LFB15:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
ldr x0, [sp, 40]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x2, [x0]
ldr x0, [sp, 40]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 32]
sub x1, x2, x1
str x1, [x0]
ldr x1, [sp, 40]
ldr x0, [sp, 24]
bl remover
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE15:
.size decrease, .-decrease
.align 2
.global funct
.type funct, %function
funct:
.LFB16:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
str x3, [sp, 16]
str x4, [sp, 8]
ldr x1, [sp, 32]
ldr x0, [sp, 8]
mul x1, x1, x0
ldr x2, [sp, 24]
ldr x0, [sp, 40]
mul x0, x2, x0
add x1, x1, x0
ldr x0, [sp, 16]
add x0, x1, x0
mov x1, 36837
movk x1, 0x12a2, lsl 16
movk x1, 0x5f31, lsl 32
movk x1, 0x8970, lsl 48
smulh x1, x0, x1
add x1, x1, x0
asr x2, x1, 29
asr x1, x0, 63
sub x1, x2, x1
mov x2, 51719
movk x2, 0x3b9a, lsl 16
mul x1, x1, x2
sub x1, x0, x1
mov x0, x1
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE16:
.size funct, .-funct
.section .rodata
.align 3
.LC0:
.string "%lld"
.align 3
.LC1:
.string "%lld%lld%lld%lld"
.align 3
.LC2:
.string "%lld\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB17:
.cfi_startproc
sub x12, sp, #4784128
.cfi_def_cfa 12, 4784128
.LPSRL0:
sub sp, sp, 65536
str xzr, [sp, 1024]
cmp sp, x12
b.ne .LPSRL0
.cfi_def_cfa_register 31
mov x12, 16000
sub sp, sp, x12
.cfi_def_cfa_offset 4800128
stp x29, x30, [sp]
.cfi_offset 29, -4800128
.cfi_offset 30, -4800120
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
add x1, sp, 4784128
ldr x2, [x0]
str x2, [x1, 15992]
mov x2, 0
str xzr, [sp, 80]
str xzr, [sp, 88]
add x0, sp, 56
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
str xzr, [sp, 64]
b .L32
.L44:
adrp x0, count
add x0, x0, :lo12:count
str xzr, [x0]
adrp x0, count2
add x0, x0, :lo12:count2
str xzr, [x0]
str xzr, [sp, 80]
str xzr, [sp, 88]
add x0, sp, 120
mov x1, 40704
movk x1, 0x24, lsl 16
mov x2, x1
mov w1, 0
bl memset
add x0, sp, 2396160
add x0, x0, 3960
mov x1, 40704
movk x1, 0x24, lsl 16
mov x2, x1
mov w1, 0
bl memset
add x3, sp, 48
add x2, sp, 40
add x1, sp, 32
add x0, sp, 24
mov x4, x3
mov x3, x2
mov x2, x1
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr x0, [sp, 88]
add x0, x0, 1
str x0, [sp, 88]
add x0, sp, 120
mov x1, 1
bl insert
mov x0, 1
str x0, [sp, 96]
mov x0, 2
str x0, [sp, 72]
b .L33
.L43:
ldr x0, [sp, 24]
ldr x1, [sp, 32]
ldr x2, [sp, 40]
ldr x4, [sp, 96]
mov x3, x2
mov x2, x1
mov x1, x0
ldr x0, [sp, 72]
bl funct
mov x1, x0
ldr x0, [sp, 88]
add x0, x0, x1
str x0, [sp, 88]
ldr x0, [sp, 24]
ldr x1, [sp, 32]
ldr x2, [sp, 40]
ldr x4, [sp, 96]
mov x3, x2
mov x2, x1
mov x1, x0
ldr x0, [sp, 72]
bl funct
str x0, [sp, 104]
ldr x0, [sp, 80]
cmp x0, 2
bne .L34
ldr x1, [sp, 104]
ldr x0, [sp, 96]
cmp x1, x0
ble .L35
mov x0, 1
str x0, [sp, 80]
add x0, sp, 2396160
add x0, x0, 3960
ldr x1, [sp, 104]
bl insert2
b .L36
.L35:
str xzr, [sp, 80]
add x0, sp, 120
ldr x1, [sp, 104]
bl insert
b .L36
.L34:
ldr x0, [sp, 80]
cmp x0, 1
bne .L37
ldr x1, [sp, 104]
ldr x0, [sp, 96]
cmp x1, x0
ble .L38
mov x0, 2
str x0, [sp, 80]
add x0, sp, 2392064
ldr x0, [x0, 8064]
str x0, [sp, 112]
add x0, sp, 2396160
add x0, x0, 3960
bl deletetop2
add x0, sp, 120
ldr x1, [sp, 112]
bl insert
add x0, sp, 2396160
add x0, x0, 3960
ldr x1, [sp, 104]
bl insert2
b .L36
.L38:
mov x0, 2
str x0, [sp, 80]
add x0, sp, 120
ldr x1, [sp, 104]
bl insert
b .L36
.L37:
ldr x0, [sp, 80]
cmp x0, 0
bne .L36
ldr x1, [sp, 104]
ldr x0, [sp, 96]
cmp x1, x0
bge .L39
mov x0, 2
str x0, [sp, 80]
ldr x0, [sp, 128]
str x0, [sp, 112]
add x0, sp, 120
bl deletetop
add x0, sp, 2396160
add x0, x0, 3960
ldr x1, [sp, 112]
bl insert2
add x0, sp, 120
ldr x1, [sp, 104]
bl insert
b .L36
.L39:
mov x0, 2
str x0, [sp, 80]
add x0, sp, 2396160
add x0, x0, 3960
ldr x1, [sp, 104]
bl insert2
.L36:
ldr x0, [sp, 80]
cmp x0, 2
bne .L40
ldr x0, [sp, 128]
str x0, [sp, 96]
b .L41
.L40:
ldr x0, [sp, 80]
cmp x0, 1
bne .L42
add x0, sp, 2392064
ldr x0, [x0, 8064]
str x0, [sp, 96]
b .L41
.L42:
ldr x0, [sp, 80]
cmp x0, 0
bne .L41
ldr x0, [sp, 128]
str x0, [sp, 96]
.L41:
ldr x0, [sp, 72]
add x0, x0, 1
str x0, [sp, 72]
.L33:
ldr x0, [sp, 48]
ldr x1, [sp, 72]
cmp x1, x0
ble .L43
ldr x1, [sp, 88]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
ldr x0, [sp, 64]
add x0, x0, 1
str x0, [sp, 64]
.L32:
ldr x0, [sp, 56]
ldr x1, [sp, 64]
cmp x1, x0
blt .L44
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
add x3, sp, 4784128
ldr x4, [x3, 15992]
ldr x2, [x0]
subs x4, x4, x2
mov x2, 0
beq .L46
bl __stack_chk_fail
.L46:
mov w0, w1
ldp x29, x30, [sp]
.cfi_restore 29
.cfi_restore 30
add sp, sp, 3712
.cfi_def_cfa_offset 4796416
add sp, sp, 4796416
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE17:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #592
.cfi_def_cfa_offset 592
stp x29, x30, [sp, 16]
.cfi_offset 29, -576
.cfi_offset 30, -568
add x29, sp, 16
.cfi_def_cfa 29, 576
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
stp x27, x28, [sp, 96]
.cfi_offset 19, -560
.cfi_offset 20, -552
.cfi_offset 21, -544
.cfi_offset 22, -536
.cfi_offset 23, -528
.cfi_offset 24, -520
.cfi_offset 25, -512
.cfi_offset 26, -504
.cfi_offset 27, -496
.cfi_offset 28, -488
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 568]
mov x1, 0
mov x0, sp
str x0, [x29, 112]
mov w0, 10
str w0, [x29, 500]
ldr w28, [x29, 500]
ldr w30, [x29, 500]
ldr w0, [x29, 500]
str w0, [x29, 108]
uxtw x0, w28
sub x0, x0, #1
str x0, [x29, 504]
uxtw x0, w28
mov x4, x0
mov x5, 0
lsr x0, x4, 59
lsl x3, x5, 5
orr x3, x0, x3
lsl x2, x4, 5
uxtw x0, w28
lsl x1, x0, 2
str x1, [x29, 120]
uxtw x0, w30
sub x0, x0, #1
str x0, [x29, 512]
uxtw x0, w28
mov x8, x0
mov x9, 0
uxtw x0, w30
mov x6, x0
mov x7, 0
mul x1, x8, x6
umulh x0, x8, x6
madd x0, x9, x6, x0
madd x0, x8, x7, x0
mov x12, x1
mov x13, x0
lsr x0, x12, 59
lsl x11, x13, 5
orr x11, x0, x11
lsl x10, x12, 5
uxtw x1, w28
uxtw x0, w30
mul x0, x1, x0
lsl x7, x0, 2
ldr w6, [x29, 108]
uxtw x0, w6
sub x0, x0, #1
str x0, [x29, 520]
uxtw x0, w28
mov x16, x0
mov x17, 0
uxtw x0, w30
mov x14, x0
mov x15, 0
mul x1, x16, x14
umulh x0, x16, x14
madd x0, x17, x14, x0
madd x0, x16, x15, x0
mov x20, x1
mov x21, x0
uxtw x0, w6
mov x18, x0
mov x19, 0
mul x1, x20, x18
umulh x0, x20, x18
madd x0, x21, x18, x0
madd x0, x20, x19, x0
str x1, [x29, 400]
str x0, [x29, 408]
ldp x2, x3, [x29, 400]
mov x0, x2
lsr x0, x0, 59
mov x1, x3
lsl x23, x1, 5
orr x23, x0, x23
mov x0, x2
lsl x22, x0, 5
uxtw x0, w28
mov x26, x0
mov x27, 0
uxtw x0, w30
mov x24, x0
mov x25, 0
mul x1, x26, x24
umulh x0, x26, x24
madd x0, x27, x24, x0
madd x0, x26, x25, x0
str x1, [x29, 384]
str x0, [x29, 392]
uxtw x0, w6
str x0, [x29, 368]
str xzr, [x29, 376]
ldp x4, x5, [x29, 384]
mov x0, x4
ldp x2, x3, [x29, 368]
mov x1, x2
mul x1, x0, x1
mov x0, x4
mov x8, x2
umulh x0, x0, x8
mov x8, x5
mov x9, x2
madd x0, x8, x9, x0
mov x2, x3
madd x0, x4, x2, x0
str x1, [x29, 352]
str x0, [x29, 360]
ldp x2, x3, [x29, 352]
mov x0, x2
lsr x0, x0, 59
mov x1, x3
lsl x1, x1, 5
str x1, [x29, 488]
ldr x1, [x29, 488]
orr x0, x0, x1
str x0, [x29, 488]
mov x0, x2
lsl x0, x0, 5
str x0, [x29, 480]
uxtw x1, w28
uxtw x0, w30
mul x1, x1, x0
uxtw x0, w6
mul x0, x1, x0
lsl x0, x0, 2
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L2:
cmp sp, x0
beq .L3
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L2
.L3:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L4
str xzr, [sp, 1024]
.L4:
add x0, sp, 16
add x0, x0, 3
lsr x0, x0, 2
lsl x0, x0, 2
str x0, [x29, 528]
lsr x1, x7, 2
ldr x8, [x29, 120]
lsr x6, x8, 2
ldr w0, [x29, 500]
lsr w2, w0, 1
ldr w0, [x29, 500]
sub w5, w0, #1
ldr w0, [x29, 500]
sub w0, w0, #1
ldr x4, [x29, 528]
uxtw x3, w0
uxtw x0, w2
mul x2, x0, x1
uxtw x0, w5
mul x1, x0, x6
add x0, x3, x2
add x1, x0, x1
mov w0, 1
str w0, [x4, x1, lsl 2]
lsr x1, x7, 2
lsr x6, x8, 2
ldr w0, [x29, 500]
lsr w2, w0, 1
ldr w0, [x29, 500]
sub w5, w0, #1
ldr w0, [x29, 500]
sub w0, w0, #1
ldr x4, [x29, 528]
uxtw x3, w0
uxtw x0, w2
mul x2, x0, x1
uxtw x0, w5
mul x1, x0, x6
add x0, x3, x2
add x0, x0, x1
ldr w0, [x4, x0, lsl 2]
cmp w0, 1
cset w0, eq
and w0, w0, 255
bl assert
ldr w2, [x29, 500]
ldr w3, [x29, 500]
ldr w4, [x29, 500]
uxtw x0, w2
sub x0, x0, #1
str x0, [x29, 536]
uxtw x0, w2
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x6, x7, [x29, 336]
mov x0, x6
lsr x0, x0, 61
mov x1, x7
lsl x1, x1, 3
str x1, [x29, 472]
ldr x1, [x29, 472]
orr x0, x0, x1
str x0, [x29, 472]
mov x0, x6
lsl x0, x0, 3
str x0, [x29, 464]
uxtw x6, w2
uxtw x0, w3
sub x0, x0, #1
str x0, [x29, 544]
uxtw x0, w2
str x0, [x29, 320]
str xzr, [x29, 328]
uxtw x0, w3
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x10, x11, [x29, 320]
mov x0, x10
ldp x8, x9, [x29, 304]
mov x1, x8
mul x1, x0, x1
mov x0, x10
mov x5, x8
umulh x0, x0, x5
mov x5, x11
mov x7, x8
madd x0, x5, x7, x0
mov x5, x10
mov x7, x9
madd x0, x5, x7, x0
str x1, [x29, 288]
str x0, [x29, 296]
ldp x8, x9, [x29, 288]
mov x0, x8
lsr x0, x0, 61
mov x1, x9
lsl x1, x1, 3
str x1, [x29, 456]
ldr x1, [x29, 456]
orr x0, x0, x1
str x0, [x29, 456]
mov x0, x8
lsl x0, x0, 3
str x0, [x29, 448]
uxtw x1, w2
uxtw x0, w3
mul x5, x1, x0
uxtw x0, w4
sub x0, x0, #1
str x0, [x29, 552]
uxtw x0, w2
str x0, [x29, 272]
str xzr, [x29, 280]
uxtw x0, w3
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x10, x11, [x29, 272]
mov x0, x10
ldp x8, x9, [x29, 256]
mov x1, x8
mul x1, x0, x1
mov x0, x10
mov x7, x8
umulh x0, x0, x7
mov x7, x11
mov x12, x8
madd x0, x7, x12, x0
mov x7, x10
mov x8, x9
madd x0, x7, x8, x0
str x1, [x29, 240]
str x0, [x29, 248]
uxtw x0, w4
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x10, x11, [x29, 240]
mov x0, x10
ldp x8, x9, [x29, 224]
mov x1, x8
mul x1, x0, x1
mov x0, x10
mov x7, x8
umulh x0, x0, x7
mov x7, x11
mov x12, x8
madd x0, x7, x12, x0
mov x7, x10
mov x8, x9
madd x0, x7, x8, x0
str x1, [x29, 208]
str x0, [x29, 216]
ldp x8, x9, [x29, 208]
mov x0, x8
lsr x0, x0, 61
mov x1, x9
lsl x1, x1, 3
str x1, [x29, 440]
ldr x1, [x29, 440]
orr x0, x0, x1
str x0, [x29, 440]
mov x0, x8
lsl x0, x0, 3
str x0, [x29, 432]
uxtw x0, w2
str x0, [x29, 192]
str xzr, [x29, 200]
uxtw x0, w3
str x0, [x29, 176]
str xzr, [x29, 184]
ldp x10, x11, [x29, 192]
mov x0, x10
ldp x8, x9, [x29, 176]
mov x1, x8
mul x1, x0, x1
mov x0, x10
mov x7, x8
umulh x0, x0, x7
mov x7, x11
mov x12, x8
madd x0, x7, x12, x0
mov x7, x10
mov x8, x9
madd x0, x7, x8, x0
str x1, [x29, 160]
str x0, [x29, 168]
uxtw x0, w4
str x0, [x29, 144]
str xzr, [x29, 152]
ldp x10, x11, [x29, 160]
mov x0, x10
ldp x8, x9, [x29, 144]
mov x1, x8
mul x1, x0, x1
mov x0, x10
mov x7, x8
umulh x0, x0, x7
mov x7, x11
mov x12, x8
madd x0, x7, x12, x0
mov x7, x10
mov x8, x9
madd x0, x7, x8, x0
str x1, [x29, 128]
str x0, [x29, 136]
ldp x8, x9, [x29, 128]
mov x0, x8
lsr x0, x0, 61
mov x1, x9
lsl x1, x1, 3
str x1, [x29, 424]
ldr x1, [x29, 424]
orr x0, x0, x1
str x0, [x29, 424]
mov x0, x8
lsl x0, x0, 3
str x0, [x29, 416]
uxtw x1, w2
uxtw x0, w3
mul x1, x1, x0
uxtw x0, w4
mul x0, x1, x0
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L5:
cmp sp, x1
beq .L6
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L5
.L6:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L7
str xzr, [sp, 1024]
.L7:
add x0, sp, 16
add x0, x0, 0
str x0, [x29, 560]
ldr w0, [x29, 500]
lsr w1, w0, 1
ldr w0, [x29, 500]
sub w4, w0, #1
ldr w0, [x29, 500]
sub w0, w0, #1
ldr x3, [x29, 560]
uxtw x2, w0
uxtw x0, w1
mul x1, x0, x5
uxtw x0, w4
mul x0, x0, x6
add x2, x3, x2
add x1, x2, x1
add x0, x1, x0
mov w1, 1
strb w1, [x0]
ldr w0, [x29, 500]
lsr w1, w0, 1
ldr w0, [x29, 500]
sub w4, w0, #1
ldr w0, [x29, 500]
sub w0, w0, #1
ldr x3, [x29, 560]
uxtw x2, w0
uxtw x0, w1
mul x1, x0, x5
uxtw x0, w4
mul x0, x0, x6
add x2, x3, x2
add x1, x2, x1
add x0, x1, x0
ldrb w0, [x0]
bl assert
ldr x0, [x29, 112]
mov sp, x0
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 568]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L9
bl __stack_chk_fail
.L9:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 592
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldp x27, x28, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 592
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC1:
.string "rb"
.text
.align 2
.global read_buffer
.type read_buffer, %function
read_buffer:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
ldr x0, [sp, 24]
bl fopen
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L2
mov x0, 0
b .L3
.L2:
mov w2, 2
mov x1, 0
ldr x0, [sp, 40]
bl fseek
ldr x0, [sp, 40]
bl ftell
str x0, [sp, 48]
mov w2, 0
mov x1, 0
ldr x0, [sp, 40]
bl fseek
ldr x0, [sp, 48]
add x0, x0, 1
bl malloc
str x0, [sp, 56]
ldr x3, [sp, 40]
ldr x2, [sp, 48]
mov x1, 1
ldr x0, [sp, 56]
bl fread
ldr x1, [sp, 56]
ldr x0, [sp, 48]
add x0, x1, x0
strb wzr, [x0]
ldr x0, [sp, 16]
cmp x0, 0
beq .L4
ldr x0, [sp, 16]
ldr x1, [sp, 48]
str x1, [x0]
.L4:
ldr x0, [sp, 56]
.L3:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size read_buffer, .-read_buffer
.section .rodata
.align 3
.LC2:
.string "w+"
.text
.align 2
.global write_buffer
.type write_buffer, %function
write_buffer:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
adrp x0, .LC2
add x1, x0, :lo12:.LC2
ldr x0, [sp, 40]
bl fopen
str x0, [sp, 56]
ldr x0, [sp, 32]
cmp x0, 0
beq .L6
ldr x3, [sp, 56]
ldr x2, [sp, 24]
mov x1, 1
ldr x0, [sp, 32]
bl fwrite
.L6:
ldr x0, [sp, 56]
bl fclose
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size write_buffer, .-write_buffer
.section .rodata
.align 3
.LC3:
.string "error: call to 'clGetPlatformIDs' failed"
.align 3
.LC4:
.string "Number of platforms: %d\n"
.align 3
.LC5:
.string "platform=%p\n"
.align 3
.LC6:
.string "error: call to 'clGetPlatformInfo' failed"
.align 3
.LC7:
.string "platform.name='%s'\n\n"
.align 3
.LC8:
.string "error: call to 'clGetDeviceIDs' failed"
.align 3
.LC9:
.string "Number of devices: %d\n"
.align 3
.LC10:
.string "device=%p\n"
.align 3
.LC11:
.string "error: call to 'clGetDeviceInfo' failed"
.align 3
.LC12:
.string "device.name='%s'\n"
.align 3
.LC13:
.string "error: call to 'clCreateContext' failed"
.align 3
.LC14:
.string "context=%p\n"
.align 3
.LC15:
.string "error: call to 'clCreateCommandQueue' failed"
.align 3
.LC16:
.string "command_queue=%p\n"
.align 3
.LC17:
.string "relational_less_than_or_equal_to_float16float16.cl"
.align 3
.LC18:
.string "error: call to 'clCreateProgramWithSource' failed"
.align 3
.LC19:
.string "program=%p\n"
.align 3
.LC20:
.string "error: call to 'clBuildProgram' failed:\n%s\n"
.align 3
.LC21:
.string "program built"
.align 3
.LC22:
.string "relational_less_than_or_equal_to_float16float16"
.align 3
.LC23:
.string "error: call to 'clCreateKernel' failed"
.align 3
.LC24:
.string "error: could not create source buffer"
.align 3
.LC25:
.string "error: call to 'clEnqueueWriteBuffer' failed"
.align 3
.LC26:
.string "error: could not create dst buffer"
.align 3
.LC27:
.string "error: call to 'clSetKernelArg' failed"
.align 3
.LC28:
.string "error: call to 'clEnqueueNDRangeKernel' failed"
.align 3
.LC29:
.string "error: call to 'clEnqueueReadBuffer' failed"
.align 3
.LC30:
.string "%s.result"
.align 3
.LC31:
.string "Result dumped to %s\n"
.align 3
.LC32:
.string "error: call to 'clReleaseMemObject' failed"
.align 3
.LC33:
.string "error: call to 'clReleaseKernel' failed"
.align 3
.LC34:
.string "error: call to 'clReleaseProgram' failed"
.align 3
.LC35:
.string "error: call to 'clReleaseCommandQueue' failed"
.align 3
.LC36:
.string "error: call to 'clReleaseContext' failed"
.text
.align 2
.global main
.type main, %function
main:
.LFB8:
.cfi_startproc
sub sp, sp, #656
.cfi_def_cfa_offset 656
stp x29, x30, [sp, 16]
.cfi_offset 29, -640
.cfi_offset 30, -632
add x29, sp, 16
str w0, [sp, 44]
str x1, [sp, 32]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 648]
mov x1, 0
add x1, sp, 60
add x0, sp, 80
mov x2, x1
mov x1, x0
mov w0, 1
bl clGetPlatformIDs
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L8
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
mov w0, 1
bl exit
.L8:
ldr w0, [sp, 60]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
ldr x0, [sp, 80]
mov x1, x0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl printf
ldr x0, [sp, 80]
add x1, sp, 336
mov x4, 0
mov x3, x1
mov x2, 100
mov w1, 2306
bl clGetPlatformInfo
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L9
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl puts
mov w0, 1
bl exit
.L9:
add x0, sp, 336
mov x1, x0
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl printf
ldr x0, [sp, 80]
add x2, sp, 68
add x1, sp, 88
mov x4, x2
mov x3, x1
mov w2, 1
mov x1, 4
bl clGetDeviceIDs
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L10
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl puts
mov w0, 1
bl exit
.L10:
ldr w0, [sp, 68]
mov w1, w0
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl printf
ldr x0, [sp, 88]
mov x1, x0
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl printf
ldr x0, [sp, 88]
add x1, sp, 440
mov x4, 0
mov x3, x1
mov x2, 100
mov w1, 4139
bl clGetDeviceInfo
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L11
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl puts
mov w0, 1
bl exit
.L11:
add x0, sp, 440
mov x1, x0
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl printf
mov w0, 10
bl putchar
add x1, sp, 64
add x0, sp, 88
mov x5, x1
mov x4, 0
mov x3, 0
mov x2, x0
mov w1, 1
mov x0, 0
bl clCreateContext
str x0, [sp, 152]
ldr w0, [sp, 64]
cmp w0, 0
beq .L12
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl puts
mov w0, 1
bl exit
.L12:
ldr x1, [sp, 152]
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl printf
ldr x0, [sp, 88]
add x1, sp, 64
mov x3, x1
mov x2, 0
mov x1, x0
ldr x0, [sp, 152]
bl clCreateCommandQueue
str x0, [sp, 160]
ldr w0, [sp, 64]
cmp w0, 0
beq .L13
adrp x0, .LC15
add x0, x0, :lo12:.LC15
bl puts
mov w0, 1
bl exit
.L13:
ldr x1, [sp, 160]
adrp x0, .LC16
add x0, x0, :lo12:.LC16
bl printf
mov w0, 10
bl putchar
add x0, sp, 104
mov x1, x0
adrp x0, .LC17
add x0, x0, :lo12:.LC17
bl read_buffer
str x0, [sp, 96]
add x2, sp, 64
add x1, sp, 104
add x0, sp, 96
mov x4, x2
mov x3, x1
mov x2, x0
mov w1, 1
ldr x0, [sp, 152]
bl clCreateProgramWithSource
str x0, [sp, 168]
ldr w0, [sp, 64]
cmp w0, 0
beq .L14
adrp x0, .LC18
add x0, x0, :lo12:.LC18
bl puts
mov w0, 1
bl exit
.L14:
ldr x1, [sp, 168]
adrp x0, .LC19
add x0, x0, :lo12:.LC19
bl printf
add x0, sp, 88
mov x5, 0
mov x4, 0
mov x3, 0
mov x2, x0
mov w1, 1
ldr x0, [sp, 168]
bl clBuildProgram
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L15
ldr x0, [sp, 88]
add x1, sp, 144
mov x5, x1
mov x4, 0
mov x3, 0
mov w2, 4483
mov x1, x0
ldr x0, [sp, 168]
bl clGetProgramBuildInfo
ldr x0, [sp, 144]
bl malloc
str x0, [sp, 216]
ldr x0, [sp, 88]
ldr x1, [sp, 144]
mov x5, 0
ldr x4, [sp, 216]
mov x3, x1
mov w2, 4483
mov x1, x0
ldr x0, [sp, 168]
bl clGetProgramBuildInfo
ldr x1, [sp, 216]
adrp x0, .LC20
add x0, x0, :lo12:.LC20
bl printf
ldr x0, [sp, 216]
bl free
mov w0, 1
bl exit
.L15:
adrp x0, .LC21
add x0, x0, :lo12:.LC21
bl puts
mov w0, 10
bl putchar
add x0, sp, 64
mov x2, x0
adrp x0, .LC22
add x1, x0, :lo12:.LC22
ldr x0, [sp, 168]
bl clCreateKernel
str x0, [sp, 176]
ldr w0, [sp, 64]
cmp w0, 0
beq .L16
adrp x0, .LC23
add x0, x0, :lo12:.LC23
bl puts
mov w0, 1
bl exit
.L16:
mov x0, 10
str x0, [sp, 184]
ldr x0, [sp, 184]
lsl x0, x0, 6
bl malloc
str x0, [sp, 192]
str wzr, [sp, 72]
b .L17
.L18:
ldrsw x0, [sp, 72]
lsl x0, x0, 6
ldr x1, [sp, 192]
add x2, x1, x0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x2
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L17:
ldrsw x0, [sp, 72]
ldr x1, [sp, 184]
cmp x1, x0
bhi .L18
ldr x0, [sp, 184]
lsl x0, x0, 6
add x1, sp, 64
mov x4, x1
mov x3, 0
mov x2, x0
mov x1, 4
ldr x0, [sp, 152]
bl clCreateBuffer
str x0, [sp, 112]
ldr w0, [sp, 64]
cmp w0, 0
beq .L19
adrp x0, .LC24
add x0, x0, :lo12:.LC24
bl puts
mov w0, 1
bl exit
.L19:
ldr x1, [sp, 112]
ldr x0, [sp, 184]
lsl x0, x0, 6
str xzr, [sp]
mov x7, 0
mov w6, 0
ldr x5, [sp, 192]
mov x4, x0
mov x3, 0
mov w2, 1
ldr x0, [sp, 160]
bl clEnqueueWriteBuffer
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L20
adrp x0, .LC25
add x0, x0, :lo12:.LC25
bl puts
mov w0, 1
bl exit
.L20:
ldr x0, [sp, 184]
lsl x0, x0, 6
bl malloc
str x0, [sp, 200]
str wzr, [sp, 76]
b .L21
.L22:
ldrsw x0, [sp, 76]
lsl x0, x0, 6
ldr x1, [sp, 200]
add x2, x1, x0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x2
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L21:
ldrsw x0, [sp, 76]
ldr x1, [sp, 184]
cmp x1, x0
bhi .L22
ldr x0, [sp, 184]
lsl x0, x0, 6
add x1, sp, 64
mov x4, x1
mov x3, 0
mov x2, x0
mov x1, 4
ldr x0, [sp, 152]
bl clCreateBuffer
str x0, [sp, 120]
ldr w0, [sp, 64]
cmp w0, 0
beq .L23
adrp x0, .LC24
add x0, x0, :lo12:.LC24
bl puts
mov w0, 1
bl exit
.L23:
ldr x1, [sp, 120]
ldr x0, [sp, 184]
lsl x0, x0, 6
str xzr, [sp]
mov x7, 0
mov w6, 0
ldr x5, [sp, 200]
mov x4, x0
mov x3, 0
mov w2, 1
ldr x0, [sp, 160]
bl clEnqueueWriteBuffer
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L24
adrp x0, .LC25
add x0, x0, :lo12:.LC25
bl puts
mov w0, 1
bl exit
.L24:
ldr x0, [sp, 184]
lsl x0, x0, 6
bl malloc
str x0, [sp, 208]
ldr x0, [sp, 184]
lsl x0, x0, 6
mov x2, x0
mov w1, 1
ldr x0, [sp, 208]
bl memset
ldr x0, [sp, 184]
lsl x0, x0, 6
add x1, sp, 64
mov x4, x1
mov x3, 0
mov x2, x0
mov x1, 2
ldr x0, [sp, 152]
bl clCreateBuffer
str x0, [sp, 128]
ldr w0, [sp, 64]
cmp w0, 0
beq .L25
adrp x0, .LC26
add x0, x0, :lo12:.LC26
bl puts
mov w0, 1
bl exit
.L25:
str wzr, [sp, 64]
add x0, sp, 112
mov x3, x0
mov x2, 8
mov w1, 0
ldr x0, [sp, 176]
bl clSetKernelArg
mov w1, w0
ldr w0, [sp, 64]
orr w0, w1, w0
str w0, [sp, 64]
add x0, sp, 120
mov x3, x0
mov x2, 8
mov w1, 1
ldr x0, [sp, 176]
bl clSetKernelArg
mov w1, w0
ldr w0, [sp, 64]
orr w0, w1, w0
str w0, [sp, 64]
add x0, sp, 128
mov x3, x0
mov x2, 8
mov w1, 2
ldr x0, [sp, 176]
bl clSetKernelArg
mov w1, w0
ldr w0, [sp, 64]
orr w0, w1, w0
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L26
adrp x0, .LC27
add x0, x0, :lo12:.LC27
bl puts
mov w0, 1
bl exit
.L26:
ldr x0, [sp, 184]
str x0, [sp, 136]
ldr x0, [sp, 184]
str x0, [sp, 144]
add x1, sp, 144
add x0, sp, 136
str xzr, [sp]
mov x7, 0
mov w6, 0
mov x5, x1
mov x4, x0
mov x3, 0
mov w2, 1
ldr x1, [sp, 176]
ldr x0, [sp, 160]
bl clEnqueueNDRangeKernel
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L27
adrp x0, .LC28
add x0, x0, :lo12:.LC28
bl puts
mov w0, 1
bl exit
.L27:
ldr x0, [sp, 160]
bl clFinish
ldr x1, [sp, 128]
ldr x0, [sp, 184]
lsl x0, x0, 6
str xzr, [sp]
mov x7, 0
mov w6, 0
ldr x5, [sp, 208]
mov x4, x0
mov x3, 0
mov w2, 1
ldr x0, [sp, 160]
bl clEnqueueReadBuffer
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L28
adrp x0, .LC29
add x0, x0, :lo12:.LC29
bl puts
mov w0, 1
bl exit
.L28:
ldr x0, [sp, 32]
ldr x0, [x0]
add x3, sp, 544
mov x2, x0
adrp x0, .LC30
add x1, x0, :lo12:.LC30
mov x0, x3
bl sprintf
ldr x0, [sp, 184]
lsl x1, x0, 6
add x0, sp, 544
mov x2, x1
ldr x1, [sp, 208]
bl write_buffer
add x0, sp, 544
mov x1, x0
adrp x0, .LC31
add x0, x0, :lo12:.LC31
bl printf
ldr x0, [sp, 208]
bl free
ldr x0, [sp, 128]
bl clReleaseMemObject
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L29
adrp x0, .LC32
add x0, x0, :lo12:.LC32
bl puts
mov w0, 1
bl exit
.L29:
ldr x0, [sp, 192]
bl free
ldr x0, [sp, 112]
bl clReleaseMemObject
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L30
adrp x0, .LC32
add x0, x0, :lo12:.LC32
bl puts
mov w0, 1
bl exit
.L30:
ldr x0, [sp, 200]
bl free
ldr x0, [sp, 120]
bl clReleaseMemObject
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L31
adrp x0, .LC32
add x0, x0, :lo12:.LC32
bl puts
mov w0, 1
bl exit
.L31:
ldr x0, [sp, 176]
bl clReleaseKernel
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L32
adrp x0, .LC33
add x0, x0, :lo12:.LC33
bl puts
mov w0, 1
bl exit
.L32:
ldr x0, [sp, 168]
bl clReleaseProgram
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L33
adrp x0, .LC34
add x0, x0, :lo12:.LC34
bl puts
mov w0, 1
bl exit
.L33:
ldr x0, [sp, 160]
bl clReleaseCommandQueue
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L34
adrp x0, .LC35
add x0, x0, :lo12:.LC35
bl puts
mov w0, 1
bl exit
.L34:
ldr x0, [sp, 152]
bl clReleaseContext
str w0, [sp, 64]
ldr w0, [sp, 64]
cmp w0, 0
beq .L35
adrp x0, .LC36
add x0, x0, :lo12:.LC36
bl puts
mov w0, 1
bl exit
.L35:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 648]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L37
bl __stack_chk_fail
.L37:
mov w0, w1
ldp x29, x30, [sp, 16]
add sp, sp, 656
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size main, .-main
.section .rodata
.align 6
.LC0:
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.word 1073741824
.text
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global fence
.type fence, %function
fence:
.LFB0:
.cfi_startproc
#APP
// 3 "program.c" 1
sync
// 0 "" 2
#NO_APP
nop
ret
.cfi_endproc
.LFE0:
.size fence, .-fence
.align 2
.global lwfence
.type lwfence, %function
lwfence:
.LFB1:
.cfi_startproc
#APP
// 7 "program.c" 1
lwsync
// 0 "" 2
#NO_APP
nop
ret
.cfi_endproc
.LFE1:
.size lwfence, .-lwfence
.align 2
.global isync
.type isync, %function
isync:
.LFB2:
.cfi_startproc
#APP
// 11 "program.c" 1
isync
// 0 "" 2
#NO_APP
nop
ret
.cfi_endproc
.LFE2:
.size isync, .-isync
.global __unbuffered_cnt
.bss
.align 2
.type __unbuffered_cnt, %object
.size __unbuffered_cnt, 4
__unbuffered_cnt:
.zero 4
.global __unbuffered_p0_r1
.align 2
.type __unbuffered_p0_r1, %object
.size __unbuffered_p0_r1, 4
__unbuffered_p0_r1:
.zero 4
.global __unbuffered_p0_r3
.align 2
.type __unbuffered_p0_r3, %object
.size __unbuffered_p0_r3, 4
__unbuffered_p0_r3:
.zero 4
.global __unbuffered_p0_r4
.align 2
.type __unbuffered_p0_r4, %object
.size __unbuffered_p0_r4, 4
__unbuffered_p0_r4:
.zero 4
.global __unbuffered_p1_r1
.align 2
.type __unbuffered_p1_r1, %object
.size __unbuffered_p1_r1, 4
__unbuffered_p1_r1:
.zero 4
.global __unbuffered_p2_r1
.align 2
.type __unbuffered_p2_r1, %object
.size __unbuffered_p2_r1, 4
__unbuffered_p2_r1:
.zero 4
.global __unbuffered_p2_r3
.align 2
.type __unbuffered_p2_r3, %object
.size __unbuffered_p2_r3, 4
__unbuffered_p2_r3:
.zero 4
.global __unbuffered_p2_r4
.align 2
.type __unbuffered_p2_r4, %object
.size __unbuffered_p2_r4, 4
__unbuffered_p2_r4:
.zero 4
.global __unbuffered_p3_r1
.align 2
.type __unbuffered_p3_r1, %object
.size __unbuffered_p3_r1, 4
__unbuffered_p3_r1:
.zero 4
.global x
.align 2
.type x, %object
.size x, 4
x:
.zero 4
.global y
.align 2
.type y, %object
.size y, 4
y:
.zero 4
.text
.align 2
.global P0
.type P0, %function
P0:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, y
add x0, x0, :lo12:y
ldr w1, [x0]
adrp x0, __unbuffered_p0_r1
add x0, x0, :lo12:__unbuffered_p0_r1
str w1, [x0]
adrp x0, __unbuffered_p0_r3
add x0, x0, :lo12:__unbuffered_p0_r3
str wzr, [x0]
adrp x0, __unbuffered_p0_r3
add x0, x0, :lo12:__unbuffered_p0_r3
ldr w0, [x0]
sxtw x0, w0
lsl x1, x0, 2
adrp x0, x
add x0, x0, :lo12:x
add x0, x1, x0
ldr w1, [x0]
adrp x0, __unbuffered_p0_r4
add x0, x0, :lo12:__unbuffered_p0_r4
str w1, [x0]
bl fence
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
ldr w0, [x0]
add w1, w0, 1
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
str w1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size P0, .-P0
.align 2
.global P1
.type P1, %function
P1:
.LFB4:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, __unbuffered_p1_r1
add x0, x0, :lo12:__unbuffered_p1_r1
mov w1, 1
str w1, [x0]
adrp x0, __unbuffered_p1_r1
add x0, x0, :lo12:__unbuffered_p1_r1
ldr w1, [x0]
adrp x0, x
add x0, x0, :lo12:x
str w1, [x0]
bl fence
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
ldr w0, [x0]
add w1, w0, 1
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
str w1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size P1, .-P1
.align 2
.global P2
.type P2, %function
P2:
.LFB5:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, x
add x0, x0, :lo12:x
ldr w1, [x0]
adrp x0, __unbuffered_p2_r1
add x0, x0, :lo12:__unbuffered_p2_r1
str w1, [x0]
adrp x0, __unbuffered_p2_r3
add x0, x0, :lo12:__unbuffered_p2_r3
str wzr, [x0]
adrp x0, __unbuffered_p2_r3
add x0, x0, :lo12:__unbuffered_p2_r3
ldr w0, [x0]
sxtw x0, w0
lsl x1, x0, 2
adrp x0, y
add x0, x0, :lo12:y
add x0, x1, x0
ldr w1, [x0]
adrp x0, __unbuffered_p2_r4
add x0, x0, :lo12:__unbuffered_p2_r4
str w1, [x0]
bl fence
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
ldr w0, [x0]
add w1, w0, 1
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
str w1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size P2, .-P2
.align 2
.global P3
.type P3, %function
P3:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, __unbuffered_p3_r1
add x0, x0, :lo12:__unbuffered_p3_r1
mov w1, 1
str w1, [x0]
adrp x0, __unbuffered_p3_r1
add x0, x0, :lo12:__unbuffered_p3_r1
ldr w1, [x0]
adrp x0, y
add x0, x0, :lo12:y
str w1, [x0]
bl fence
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
ldr w0, [x0]
add w1, w0, 1
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
str w1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size P3, .-P3
.section .rodata
.align 3
.LC0:
.string "Program proven to be relaxed for PPC, model checker says YES."
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
.L9:
mov x0, 0
bl P0
.L10:
mov x0, 0
bl P1
.L11:
mov x0, 0
bl P2
.L12:
mov x0, 0
bl P3
adrp x0, __unbuffered_cnt
add x0, x0, :lo12:__unbuffered_cnt
ldr w0, [x0]
cmp w0, 4
cset w0, eq
and w0, w0, 255
bl __CPROVER_assume
bl fence
adrp x0, __unbuffered_p0_r1
add x0, x0, :lo12:__unbuffered_p0_r1
ldr w0, [x0]
cmp w0, 1
bne .L13
adrp x0, __unbuffered_p0_r4
add x0, x0, :lo12:__unbuffered_p0_r4
ldr w0, [x0]
cmp w0, 0
bne .L13
adrp x0, __unbuffered_p2_r1
add x0, x0, :lo12:__unbuffered_p2_r1
ldr w0, [x0]
cmp w0, 1
bne .L13
adrp x0, __unbuffered_p2_r4
add x0, x0, :lo12:__unbuffered_p2_r4
ldr w0, [x0]
cmp w0, 0
beq .L14
.L13:
mov w0, 1
b .L15
.L14:
mov w0, 0
.L15:
adrp x1, .LC0
add x1, x1, :lo12:.LC0
bl __CPROVER_assert
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global a
.data
.align 3
.type a, %object
.size a, 8
a:
.word 0
.word 42
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0]
str w0, [sp, 12]
adrp x0, a
add x0, x0, :lo12:a
ldr w1, [x0, 4]
adrp x0, a
add x0, x0, :lo12:a
str w1, [x0]
adrp x0, a
add x0, x0, :lo12:a
ldr w1, [sp, 12]
str w1, [x0, 4]
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "%s"
.align 3
.LC2:
.string "%d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
add x0, sp, 48
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
add x0, sp, 48
add x0, x0, 4
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr w0, [sp, 48]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
add x0, sp, 48
add x0, x0, 4
bl puts
add x2, sp, 16
add x3, sp, 48
ldp x0, x1, [x3]
stp x0, x1, [x2]
ldr x0, [x3, 16]
str x0, [x2, 16]
add x0, sp, 16
bl print_struct
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L3
bl __stack_chk_fail
.L3:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
.section .rodata
.align 3
.LC3:
.string "In function"
.text
.align 2
.global print_struct
.type print_struct, %function
print_struct:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -16
mov x19, x0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
ldr w0, [x19]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
add x0, x19, 4
bl puts
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size print_struct, .-print_struct
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
mov w0, 2
str w0, [sp, 12]
ldr w0, [sp, 12]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "gmtime - convert unix timestamp to date string\n"
.align 3
.LC1:
.string "usage: gmtime <time stamp>\n"
.align 3
.LC2:
.string "\t<time stamp> - integer 0 to 2147483647\n"
.text
.align 2
.global usage
.type usage, %function
usage:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 47
mov x1, 1
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl fwrite
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 27
mov x1, 1
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl fwrite
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 40
mov x1, 1
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl fwrite
nop
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size usage, .-usage
.section .rodata
.align 3
.LC3:
.string "%d-%02d-%02d %02d:%02d:%02d %ld\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
ldr w0, [sp, 28]
cmp w0, 2
beq .L3
bl usage
mov w0, 255
bl exit
.L3:
ldr x0, [sp, 16]
add x0, x0, 8
ldr x0, [x0]
bl atoi
str w0, [sp, 36]
ldrsw x0, [sp, 36]
str x0, [sp, 40]
add x0, sp, 40
bl gmtime
str x0, [sp, 48]
ldr x0, [sp, 48]
ldr w0, [x0, 20]
add w1, w0, 1900
ldr x0, [sp, 48]
ldr w0, [x0, 16]
add w2, w0, 1
ldr x0, [sp, 48]
ldr w3, [x0, 12]
ldr x0, [sp, 48]
ldr w4, [x0, 8]
ldr x0, [sp, 48]
ldr w5, [x0, 4]
ldr x0, [sp, 48]
ldr w0, [x0]
ldr x6, [sp, 40]
mov x7, x6
mov w6, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L5
bl __stack_chk_fail
.L5:
mov w0, w1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global arc4random_buf
.type arc4random_buf, %function
arc4random_buf:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 44]
b .L2
.L3:
bl __VERIFIER_nondet_char
mov w2, w0
ldrsw x0, [sp, 44]
ldr x1, [sp, 24]
add x0, x1, x0
and w1, w2, 255
strb w1, [x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L2:
ldr w0, [sp, 44]
ldr w1, [sp, 20]
cmp w1, w0
bhi .L3
nop
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size arc4random_buf, .-arc4random_buf
.align 2
.global UTI_GetNtp64Fuzz
.type UTI_GetNtp64Fuzz, %function
UTI_GetNtp64Fuzz:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr w0, [sp, 20]
cmn w0, #32
blt .L5
ldr w0, [sp, 20]
cmp w0, 32
ble .L8
.L5:
bl __VERIFIER_error
.L8:
ldr w0, [sp, 20]
add w0, w0, 39
add w1, w0, 7
cmp w0, 0
csel w0, w1, w0, lt
asr w0, w0, 3
mov w1, w0
mov w0, 8
sub w0, w0, w1
str w0, [sp, 40]
ldr x0, [sp, 24]
str wzr, [x0, 4]
ldr x0, [sp, 24]
ldr w1, [x0, 4]
ldr x0, [sp, 24]
str w1, [x0]
ldrsw x0, [sp, 40]
ldr x1, [sp, 24]
add x2, x1, x0
ldrsw x0, [sp, 40]
mov x1, 8
sub x0, x1, x0
mov x1, x0
mov x0, x2
bl UTI_GetRandomBytes
ldr w0, [sp, 20]
add w0, w0, 32
negs w1, w0
and w0, w0, 7
and w1, w1, 7
csneg w0, w0, w1, mi
str w0, [sp, 44]
ldr w0, [sp, 44]
cmp w0, 0
beq .L9
ldrsw x0, [sp, 40]
ldr x1, [sp, 24]
add x0, x1, x0
ldrb w2, [x0]
ldr w0, [sp, 44]
mov w1, -1
lsl w0, w1, w0
and w0, w0, 255
mvn w0, w0
and w1, w0, 255
ldrsw x0, [sp, 40]
ldr x3, [sp, 24]
add x0, x3, x0
and w1, w2, w1
and w1, w1, 255
strb w1, [x0]
.L9:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size UTI_GetNtp64Fuzz, .-UTI_GetNtp64Fuzz
.align 2
.global UTI_GetRandomBytes
.type UTI_GetRandomBytes, %function
UTI_GetRandomBytes:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr w1, [sp, 20]
ldr x0, [sp, 24]
bl arc4random_buf
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size UTI_GetRandomBytes, .-UTI_GetRandomBytes
.global __alpaca_param_ts
.bss
.align 3
.type __alpaca_param_ts, %object
.size __alpaca_param_ts, 8
__alpaca_param_ts:
.zero 8
.global __alpaca_param_precision
.align 2
.type __alpaca_param_precision, %object
.size __alpaca_param_precision, 4
__alpaca_param_precision:
.zero 4
.text
.align 2
.global main
.type main, %function
main:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
bl __VERIFIER_nondet_int
mov w1, w0
adrp x0, __alpaca_param_precision
add x0, x0, :lo12:__alpaca_param_precision
str w1, [x0]
bl __VERIFIER_nondet_uint
str w0, [sp, 24]
bl __VERIFIER_nondet_uint
str w0, [sp, 28]
ldr w0, [sp, 24]
str w0, [sp, 32]
ldr w0, [sp, 28]
str w0, [sp, 36]
adrp x0, __alpaca_param_ts
add x0, x0, :lo12:__alpaca_param_ts
add x1, sp, 32
str x1, [x0]
adrp x0, __alpaca_param_ts
add x0, x0, :lo12:__alpaca_param_ts
ldr x2, [x0]
adrp x0, __alpaca_param_precision
add x0, x0, :lo12:__alpaca_param_precision
ldr w0, [x0]
mov w1, w0
mov x0, x2
bl UTI_GetNtp64Fuzz
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L13
bl __stack_chk_fail
.L13:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global puiss
.type puiss, %function
puiss:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w0, [sp, 24]
cmp w0, 0
beq .L2
ldr w0, [sp, 24]
sub w0, w0, #1
mov w1, w0
ldr w0, [sp, 28]
bl puiss
mov x1, x0
ldrsw x0, [sp, 28]
mul x0, x1, x0
b .L4
.L2:
mov x0, 1
.L4:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size puiss, .-puiss
.section .rodata
.align 3
.LC0:
.string "entier non signe"
.align 3
.LC1:
.string "on peut stocker %ld sur un entier non signe\n"
.align 3
.LC2:
.string "entier signe"
.align 3
.LC3:
.string "on peut stocker %ld sur un entier signe\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
mov w0, 1
str w0, [sp, 36]
mov w0, 1
str w0, [sp, 40]
str wzr, [sp, 44]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
b .L6
.L7:
ldr w0, [sp, 36]
lsl w0, w0, 1
str w0, [sp, 36]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L6:
ldr w0, [sp, 36]
cmp w0, 0
bne .L7
ldr w1, [sp, 44]
mov w0, 2
bl puiss
sub x0, x0, #1
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
str wzr, [sp, 44]
b .L8
.L9:
ldr w0, [sp, 40]
lsl w0, w0, 1
str w0, [sp, 40]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L8:
ldr w0, [sp, 40]
cmp w0, 0
bne .L9
ldr w1, [sp, 44]
mov w0, 2
bl puiss
sub x0, x0, #1
mov x1, x0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
mov w0, 0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global top
.data
.align 2
.type top, %object
.size top, 4
top:
.word -1
.global stack
.bss
.align 3
.type stack, %object
.size stack, 100
stack:
.zero 100
.section .rodata
.align 3
.LC0:
.string "enter infix expression"
.align 3
.LC1:
.string "%s"
.align 3
.LC2:
.string "\n invalid"
.align 3
.LC3:
.string "the postfix expression is"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -272]!
.cfi_def_cfa_offset 272
.cfi_offset 29, -272
.cfi_offset 30, -264
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -256
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 264]
mov x1, 0
str wzr, [sp, 48]
str wzr, [sp, 52]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
add x0, sp, 56
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
b .L2
.L15:
ldrsw x0, [sp, 48]
add x1, sp, 56
ldrb w0, [x1, x0]
strb w0, [sp, 47]
ldrb w0, [sp, 47]
cmp w0, 40
bne .L3
ldrb w0, [sp, 47]
bl push
b .L4
.L3:
ldrb w0, [sp, 47]
cmp w0, 96
bls .L5
ldrb w0, [sp, 47]
cmp w0, 122
bls .L6
.L5:
ldrb w0, [sp, 47]
cmp w0, 64
bls .L7
ldrb w0, [sp, 47]
cmp w0, 90
bhi .L7
.L6:
ldrsw x0, [sp, 52]
add x1, sp, 160
ldrb w2, [sp, 47]
strb w2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
b .L4
.L7:
ldrb w0, [sp, 47]
bl is_operator
cmp w0, 1
bne .L8
bl pop
strb w0, [sp, 46]
b .L9
.L11:
ldrsw x0, [sp, 52]
add x1, sp, 160
ldrb w2, [sp, 46]
strb w2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
bl pop
strb w0, [sp, 46]
.L9:
ldrb w0, [sp, 46]
bl is_operator
cmp w0, 1
bne .L10
ldrb w0, [sp, 46]
bl precendence
mov w19, w0
ldrb w0, [sp, 47]
bl precendence
cmp w19, w0
bge .L11
.L10:
ldrb w0, [sp, 46]
bl push
ldrb w0, [sp, 47]
bl push
b .L4
.L8:
ldrb w0, [sp, 47]
cmp w0, 41
bne .L12
bl pop
strb w0, [sp, 46]
b .L13
.L14:
ldrsw x0, [sp, 52]
add x1, sp, 160
ldrb w2, [sp, 46]
strb w2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
bl pop
strb w0, [sp, 46]
.L13:
ldrb w0, [sp, 46]
cmp w0, 40
bne .L14
b .L4
.L12:
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
mov w0, 0
bl exit
.L4:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L2:
ldrsw x0, [sp, 48]
add x1, sp, 56
ldrb w0, [x1, x0]
cmp w0, 0
bne .L15
b .L16
.L17:
bl pop
and w2, w0, 255
ldrsw x0, [sp, 52]
add x1, sp, 160
strb w2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L16:
adrp x0, top
add x0, x0, :lo12:top
ldr w0, [x0]
cmp w0, 0
bge .L17
ldrsw x0, [sp, 52]
add x1, sp, 160
strb wzr, [x1, x0]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
add x0, sp, 160
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 264]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L19
bl __stack_chk_fail
.L19:
mov w0, w1
ldr x19, [sp, 16]
ldp x29, x30, [sp], 272
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
.section .rodata
.align 3
.LC4:
.string "stack overfloaw"
.text
.align 2
.global push
.type push, %function
push:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
strb w0, [sp, 31]
adrp x0, top
add x0, x0, :lo12:top
ldr w0, [x0]
cmp w0, 98
ble .L21
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl puts
b .L23
.L21:
adrp x0, top
add x0, x0, :lo12:top
ldr w0, [x0]
add w1, w0, 1
adrp x0, top
add x0, x0, :lo12:top
str w1, [x0]
adrp x0, top
add x0, x0, :lo12:top
ldr w2, [x0]
adrp x0, stack
add x1, x0, :lo12:stack
sxtw x0, w2
ldrb w2, [sp, 31]
strb w2, [x1, x0]
.L23:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size push, .-push
.align 2
.global is_operator
.type is_operator, %function
is_operator:
.LFB2:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
strb w0, [sp, 15]
ldrb w0, [sp, 15]
cmp w0, 94
beq .L25
ldrb w0, [sp, 15]
cmp w0, 43
beq .L25
ldrb w0, [sp, 15]
cmp w0, 45
beq .L25
ldrb w0, [sp, 15]
cmp w0, 42
beq .L25
ldrb w0, [sp, 15]
cmp w0, 47
bne .L26
.L25:
mov w0, 1
b .L27
.L26:
mov w0, 0
.L27:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size is_operator, .-is_operator
.align 2
.global pop
.type pop, %function
pop:
.LFB3:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
adrp x0, top
add x0, x0, :lo12:top
ldr w2, [x0]
adrp x0, stack
add x1, x0, :lo12:stack
sxtw x0, w2
ldrb w0, [x1, x0]
strb w0, [sp, 15]
adrp x0, top
add x0, x0, :lo12:top
ldr w0, [x0]
sub w1, w0, #1
adrp x0, top
add x0, x0, :lo12:top
str w1, [x0]
ldrb w0, [sp, 15]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size pop, .-pop
.align 2
.global precendence
.type precendence, %function
precendence:
.LFB4:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
strb w0, [sp, 15]
ldrb w0, [sp, 15]
cmp w0, 94
bne .L31
mov w0, 3
b .L32
.L31:
ldrb w0, [sp, 15]
cmp w0, 47
beq .L33
ldrb w0, [sp, 15]
cmp w0, 42
bne .L34
.L33:
mov w0, 2
b .L32
.L34:
ldrb w0, [sp, 15]
cmp w0, 43
beq .L35
ldrb w0, [sp, 15]
cmp w0, 45
bne .L36
.L35:
mov w0, 1
b .L32
.L36:
mov w0, 0
.L32:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size precendence, .-precendence
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global add8u_01H
.type add8u_01H, %function
add8u_01H:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
str xzr, [sp, 48]
ldr x0, [sp, 24]
and w0, w0, 1
str w0, [sp, 56]
ldr x0, [sp, 16]
and w0, w0, 1
str w0, [sp, 88]
ldr x0, [sp, 24]
lsr x0, x0, 1
and w0, w0, 1
str w0, [sp, 60]
ldr x0, [sp, 16]
lsr x0, x0, 1
and w0, w0, 1
str w0, [sp, 92]
ldr x0, [sp, 24]
lsr x0, x0, 2
and w0, w0, 1
str w0, [sp, 64]
ldr x0, [sp, 16]
lsr x0, x0, 2
and w0, w0, 1
str w0, [sp, 96]
ldr x0, [sp, 24]
lsr x0, x0, 3
and w0, w0, 1
str w0, [sp, 68]
ldr x0, [sp, 16]
lsr x0, x0, 3
and w0, w0, 1
str w0, [sp, 100]
ldr x0, [sp, 24]
lsr x0, x0, 4
and w0, w0, 1
str w0, [sp, 72]
ldr x0, [sp, 16]
lsr x0, x0, 4
and w0, w0, 1
str w0, [sp, 104]
ldr x0, [sp, 24]
lsr x0, x0, 5
and w0, w0, 1
str w0, [sp, 76]
ldr x0, [sp, 16]
lsr x0, x0, 5
and w0, w0, 1
str w0, [sp, 108]
ldr x0, [sp, 24]
lsr x0, x0, 6
and w0, w0, 1
str w0, [sp, 80]
ldr x0, [sp, 16]
lsr x0, x0, 6
and w0, w0, 1
str w0, [sp, 112]
ldr x0, [sp, 24]
lsr x0, x0, 7
and w0, w0, 1
str w0, [sp, 84]
ldr x0, [sp, 16]
lsr x0, x0, 7
and w0, w0, 1
str w0, [sp, 116]
ldr w0, [sp, 104]
str w0, [sp, 36]
str wzr, [sp, 40]
str wzr, [sp, 44]
ldr w0, [sp, 40]
uxtw x0, w0
and x0, x0, 1
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 100]
lsl w0, w0, 1
uxtw x0, w0
and x0, x0, 2
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 36]
lsl w0, w0, 2
uxtw x0, w0
and x0, x0, 4
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 44]
lsl w0, w0, 3
uxtw x0, w0
and x0, x0, 8
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 40]
lsl w0, w0, 4
uxtw x0, w0
and x0, x0, 16
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 108]
lsl w0, w0, 5
uxtw x0, w0
and x0, x0, 32
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 80]
lsl w0, w0, 6
uxtw x0, w0
and x0, x0, 64
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 80]
lsl w0, w0, 7
uxtw x0, w0
and x0, x0, 255
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr w0, [sp, 84]
lsl w0, w0, 8
uxtw x0, w0
and x0, x0, 256
ldr x1, [sp, 48]
orr x0, x1, x0
str x0, [sp, 48]
ldr x0, [sp, 48]
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L3
bl __stack_chk_fail
.L3:
mov x0, x1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size add8u_01H, .-add8u_01H
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global CLSID_DShowSourceResolver
.section .rodata
.align 3
.type CLSID_DShowSourceResolver, %object
.size CLSID_DShowSourceResolver, 24
CLSID_DShowSourceResolver:
.xword 349676551
.hword 14699
.hword 17587
.ascii "\276\205Q\231\240\360\370\n"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "r+"
.align 3
.LC1:
.string "arquivo.txt"
.align 3
.LC2:
.string "Falha ao abrir o arquivo para leitura."
.align 3
.LC3:
.string "Linha %d: %s"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #1040
.cfi_def_cfa_offset 1040
stp x29, x30, [sp]
.cfi_offset 29, -1040
.cfi_offset 30, -1032
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 1032]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl fopen
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
bne .L2
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
.L2:
str wzr, [sp, 16]
b .L3
.L4:
ldr w0, [sp, 16]
add w1, w0, 1
str w1, [sp, 16]
add x2, sp, 32
sxtw x1, w0
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 3
add x0, x0, x1
lsl x0, x0, 2
add x0, x2, x0
ldr x2, [sp, 24]
mov w1, 100
bl fgets
.L3:
ldr x0, [sp, 24]
bl feof
cmp w0, 0
beq .L4
str wzr, [sp, 20]
b .L5
.L6:
add x2, sp, 32
ldrsw x1, [sp, 20]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 3
add x0, x0, x1
lsl x0, x0, 2
add x0, x2, x0
mov x2, x0
ldr w1, [sp, 20]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L5:
ldr w1, [sp, 20]
ldr w0, [sp, 16]
cmp w1, w0
blt .L6
mov w0, 10
bl putchar
ldr x0, [sp, 24]
bl fclose
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 1032]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L8
bl __stack_chk_fail
.L8:
mov w0, w1
ldp x29, x30, [sp]
add sp, sp, 1040
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global foo
.type foo, %function
foo:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 8]
ldr w0, [sp, 12]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size foo, .-foo
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
mov w0, 10
str w0, [sp, 4]
mov w0, 20
str w0, [sp, 8]
ldr w1, [sp, 4]
ldr w0, [sp, 8]
add w0, w1, w0
str w0, [sp, 12]
mov w0, 0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global jmpbuf
.bss
.align 3
.type jmpbuf, %object
.size jmpbuf, 48
jmpbuf:
.zero 48
.text
.align 2
.global foo
.type foo, %function
foo:
.LFB0:
.cfi_startproc
stp x19, x20, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 19, -144
.cfi_offset 20, -136
stp x21, x22, [sp, 16]
stp x23, x24, [sp, 32]
stp x25, x26, [sp, 48]
stp x27, x28, [sp, 64]
stp d8, d9, [sp, 80]
stp d10, d11, [sp, 96]
stp d12, d13, [sp, 112]
stp d14, d15, [sp, 128]
.cfi_offset 21, -128
.cfi_offset 22, -120
.cfi_offset 23, -112
.cfi_offset 24, -104
.cfi_offset 25, -96
.cfi_offset 26, -88
.cfi_offset 27, -80
.cfi_offset 28, -72
.cfi_offset 72, -64
.cfi_offset 73, -56
.cfi_offset 74, -48
.cfi_offset 75, -40
.cfi_offset 76, -32
.cfi_offset 77, -24
.cfi_offset 78, -16
.cfi_offset 79, -8
adrp x0, jmpbuf
add x0, x0, :lo12:jmpbuf
str x29, [x0]
adrp x1, .L2
add x1, x1, :lo12:.L2
str x1, [x0, 8]
mov x1, sp
str x1, [x0, 16]
nop
ldp d8, d9, [sp, 80]
ldp d10, d11, [sp, 96]
ldp d12, d13, [sp, 112]
ldp d14, d15, [sp, 128]
ldp x21, x22, [sp, 16]
ldp x23, x24, [sp, 32]
ldp x25, x26, [sp, 48]
ldp x27, x28, [sp, 64]
ldp x19, x20, [sp], 144
.cfi_restore 20
.cfi_restore 19
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 78
.cfi_restore 79
.cfi_restore 76
.cfi_restore 77
.cfi_restore 74
.cfi_restore 75
.cfi_restore 72
.cfi_restore 73
.cfi_def_cfa_offset 0
ret
.L2:
.cfi_endproc
.LFE0:
.size foo, .-foo
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
mov w0, 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Failed to setup pipeline"
.align 3
.LC1:
.string "Failed to redirect stdout of ls"
.align 3
.LC2:
.string "Failed to close extra pipe descriptors on ls"
.align 3
.LC3:
.string "-l"
.align 3
.LC4:
.string "ls"
.align 3
.LC5:
.string "/bin/ls"
.align 3
.LC6:
.string "Failed to exec ls"
.align 3
.LC7:
.string "Failed to redirect stdin of sort"
.align 3
.LC8:
.string "Failed to close extra pipe file descriptors on sort"
.align 3
.LC9:
.string "+4"
.align 3
.LC10:
.string "-n"
.align 3
.LC11:
.string "sort"
.align 3
.LC12:
.string "/bin/sort"
.align 3
.LC13:
.string "Failed to exec sort"
.text
.align 2
.global main
.type main, %function
main:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
add x0, sp, 32
bl pipe
cmn w0, #1
beq .L2
bl fork
str w0, [sp, 28]
ldr w0, [sp, 28]
cmn w0, #1
bne .L3
.L2:
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl perror
mov w0, 1
b .L14
.L3:
ldr w0, [sp, 28]
cmp w0, 0
bne .L5
ldr w0, [sp, 36]
mov w1, 1
bl dup2
cmn w0, #1
bne .L6
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl perror
b .L7
.L6:
ldr w0, [sp, 32]
bl close
cmn w0, #1
beq .L8
ldr w0, [sp, 36]
bl close
cmn w0, #1
bne .L9
.L8:
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl perror
b .L7
.L9:
mov x3, 0
adrp x0, .LC3
add x2, x0, :lo12:.LC3
adrp x0, .LC4
add x1, x0, :lo12:.LC4
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl execl
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl perror
.L7:
mov w0, 1
b .L14
.L5:
ldr w0, [sp, 32]
mov w1, 0
bl dup2
cmn w0, #1
bne .L10
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl perror
b .L11
.L10:
ldr w0, [sp, 32]
bl close
cmn w0, #1
beq .L12
ldr w0, [sp, 36]
bl close
cmn w0, #1
bne .L13
.L12:
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl perror
b .L11
.L13:
mov x4, 0
adrp x0, .LC9
add x3, x0, :lo12:.LC9
adrp x0, .LC10
add x2, x0, :lo12:.LC10
adrp x0, .LC11
add x1, x0, :lo12:.LC11
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl execl
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl perror
.L11:
mov w0, 1
.L14:
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L15
bl __stack_chk_fail
.L15:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
mov w0, 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global StringAssign
.type StringAssign, %function
StringAssign:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
str w1, [sp, 8]
mov x0, x2
b .L2
.L3:
mov x2, x3
add x3, x2, 1
mov x1, x0
add x0, x1, 1
ldrb w2, [x2]
strb w2, [x1]
ldr w1, [sp, 8]
sub w1, w1, #1
str w1, [sp, 8]
ldr w1, [sp, 12]
sub w1, w1, #1
str w1, [sp, 12]
.L2:
ldr w1, [sp, 8]
cmp w1, 0
bgt .L3
ldr w1, [sp, 12]
cmp w1, 0
ble .L4
strb wzr, [x0]
.L4:
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size StringAssign, .-StringAssign
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global getPositionThroughBinarySearch
.type getPositionThroughBinarySearch, %function
getPositionThroughBinarySearch:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x0, [sp, 40]
str w1, [sp, 36]
str w2, [sp, 32]
str w3, [sp, 28]
ldr w0, [sp, 36]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 56]
ldr w0, [sp, 32]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 60]
mov x1, 4
mov x0, 1
bl calloc
str x0, [sp, 72]
ldr w1, [sp, 28]
ldr w0, [sp, 56]
cmp w1, w0
bne .L2
ldr w0, [sp, 36]
add w1, w0, 1
ldr x0, [sp, 72]
str w1, [x0]
ldr x0, [sp, 72]
b .L3
.L2:
ldr w1, [sp, 28]
ldr w0, [sp, 56]
cmp w1, w0
bls .L4
ldr w1, [sp, 28]
ldr w0, [sp, 60]
cmp w1, w0
bhi .L4
ldr w1, [sp, 36]
ldr w0, [sp, 32]
add w0, w1, w0
lsr w0, w0, 1
str w0, [sp, 64]
ldr w0, [sp, 64]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 68]
ldr w1, [sp, 28]
ldr w0, [sp, 68]
cmp w1, w0
bhi .L5
ldr w3, [sp, 28]
ldr w2, [sp, 64]
ldr w1, [sp, 36]
ldr x0, [sp, 40]
bl getPositionThroughBinarySearch
b .L3
.L5:
ldr w0, [sp, 64]
add w0, w0, 1
ldr w3, [sp, 28]
ldr w2, [sp, 32]
mov w1, w0
ldr x0, [sp, 40]
bl getPositionThroughBinarySearch
b .L3
.L4:
mov x0, 0
.L3:
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size getPositionThroughBinarySearch, .-getPositionThroughBinarySearch
.section .rodata
.align 3
.LC0:
.string "%u %u"
.align 3
.LC1:
.string "CASE# %u:\n"
.align 3
.LC2:
.string "%u"
.align 3
.LC3:
.string "%u not found\n"
.align 3
.LC4:
.string "%u found at %u\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -160]!
.cfi_def_cfa_offset 160
.cfi_offset 29, -160
.cfi_offset 30, -152
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -144
.cfi_offset 20, -136
.cfi_offset 21, -128
.cfi_offset 22, -120
.cfi_offset 23, -112
.cfi_offset 24, -104
.cfi_offset 25, -96
.cfi_offset 26, -88
.cfi_offset 27, -80
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 152]
mov x1, 0
str wzr, [x29, 120]
add x1, x29, 104
add x0, x29, 100
mov x2, x1
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
b .L7
.L20:
mov x0, sp
mov x19, x0
ldr w0, [x29, 120]
add w0, w0, 1
str w0, [x29, 120]
ldr w1, [x29, 120]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [x29, 100]
uxtw x1, w0
sub x1, x1, #1
str x1, [x29, 128]
uxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 59
lsl x21, x25, 5
orr x21, x1, x21
lsl x20, x24, 5
uxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 59
lsl x23, x27, 5
orr x23, x1, x23
lsl x22, x26, 5
uxtw x0, w0
lsl x0, x0, 2
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L8:
cmp sp, x1
beq .L9
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L8
.L9:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L10
str xzr, [sp, 1024]
.L10:
add x0, sp, 16
add x0, x0, 3
lsr x0, x0, 2
lsl x0, x0, 2
str x0, [x29, 136]
ldr x1, [x29, 136]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
mov w0, 1
str w0, [x29, 116]
b .L11
.L15:
add x0, x29, 108
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
ldr w0, [x29, 116]
sub w0, w0, #1
str w0, [x29, 124]
b .L12
.L14:
ldr w0, [x29, 124]
add w3, w0, 1
ldr x0, [x29, 136]
ldrsw x1, [x29, 124]
ldr w2, [x0, x1, lsl 2]
ldr x0, [x29, 136]
sxtw x1, w3
str w2, [x0, x1, lsl 2]
ldr w0, [x29, 124]
sub w0, w0, #1
str w0, [x29, 124]
.L12:
ldr w0, [x29, 124]
cmp w0, 0
blt .L13
ldr x0, [x29, 136]
ldrsw x1, [x29, 124]
ldr w1, [x0, x1, lsl 2]
ldr w0, [x29, 108]
cmp w1, w0
bhi .L14
.L13:
ldr w0, [x29, 124]
add w1, w0, 1
ldr w2, [x29, 108]
ldr x0, [x29, 136]
sxtw x1, w1
str w2, [x0, x1, lsl 2]
ldr w0, [x29, 116]
add w0, w0, 1
str w0, [x29, 116]
.L11:
ldr w0, [x29, 100]
ldr w1, [x29, 116]
cmp w1, w0
bcc .L15
str wzr, [x29, 116]
b .L16
.L19:
add x0, x29, 112
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
ldr w0, [x29, 100]
sub w0, w0, #1
ldr w1, [x29, 112]
mov w3, w1
mov w2, w0
mov w1, 0
ldr x0, [x29, 136]
bl getPositionThroughBinarySearch
str x0, [x29, 144]
ldr x0, [x29, 144]
cmp x0, 0
bne .L17
ldr w0, [x29, 112]
mov w1, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
b .L18
.L17:
ldr w1, [x29, 112]
ldr x0, [x29, 144]
ldr w0, [x0]
mov w2, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L18:
ldr x0, [x29, 144]
bl free
ldr w0, [x29, 116]
add w0, w0, 1
str w0, [x29, 116]
.L16:
ldr w0, [x29, 104]
ldr w1, [x29, 116]
cmp w1, w0
bcc .L19
add x1, x29, 104
add x0, x29, 100
mov x2, x1
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
mov sp, x19
.L7:
ldr w0, [x29, 100]
cmp w0, 0
bne .L20
ldr w0, [x29, 104]
cmp w0, 0
bne .L20
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 152]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L22
bl __stack_chk_fail
.L22:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 160
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global Q
.bss
.align 3
.type Q, %object
.size Q, 24
Q:
.zero 24
.global b
.section .data.rel.local,"aw"
.align 3
.type b, %object
.size b, 8
b:
.xword Q+48
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
adrp x0, b
add x0, x0, :lo12:b
ldr x0, [x0]
add x1, x0, 8
adrp x0, b
add x0, x0, :lo12:b
str x1, [x0]
mov w0, 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global checkInArray
.type checkInArray, %function
checkInArray:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str x1, [sp]
str w2, [sp, 8]
str wzr, [sp, 28]
b .L2
.L5:
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp]
add x0, x1, x0
ldr w0, [x0]
ldr w1, [sp, 12]
cmp w1, w0
bne .L3
ldr w0, [sp, 28]
b .L4
.L3:
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L2:
ldr w1, [sp, 28]
ldr w0, [sp, 8]
cmp w1, w0
blt .L5
mov w0, -1
.L4:
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size checkInArray, .-checkInArray
.section .rodata
.align 3
.LC0:
.string "%d/%d = %d."
.align 3
.LC1:
.string "%d"
.align 3
.LC2:
.string "..."
.align 3
.LC3:
.string ")"
.align 3
.LC4:
.string " %d = number of digits in repeating cycle\n\n"
.align 3
.LC5:
.string "%d%d"
.text
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
mov x12, 24096
sub sp, sp, x12
.cfi_def_cfa_offset 24096
stp x29, x30, [sp]
.cfi_offset 29, -24096
.cfi_offset 30, -24088
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 24088]
mov x1, 0
add x0, sp, 8192
add x0, x0, 3888
mov x2, 12004
mov w1, 0
bl memset
add x0, sp, 72
mov x2, 12004
mov w1, 0
bl memset
str wzr, [sp, 32]
str wzr, [sp, 36]
str wzr, [sp, 56]
b .L7
.L19:
ldr w0, [sp, 24]
str w0, [sp, 60]
str wzr, [sp, 40]
b .L8
.L11:
ldr w1, [sp, 24]
ldr w0, [sp, 28]
sdiv w0, w1, w0
str w0, [sp, 64]
ldr w0, [sp, 24]
ldr w1, [sp, 28]
sdiv w2, w0, w1
mul w1, w2, w1
sub w0, w0, w1
str w0, [sp, 68]
ldrsw x0, [sp, 40]
lsl x0, x0, 2
add x1, sp, 8192
add x1, x1, 3888
ldr w2, [sp, 64]
str w2, [x1, x0]
ldrsw x0, [sp, 40]
lsl x0, x0, 2
add x1, sp, 72
ldr w2, [sp, 68]
str w2, [x1, x0]
ldr w1, [sp, 68]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 1
str w0, [sp, 24]
add x0, sp, 72
ldr w2, [sp, 40]
mov x1, x0
ldr w0, [sp, 68]
bl checkInArray
str w0, [sp, 32]
ldr w0, [sp, 32]
cmn w0, #1
beq .L9
ldr w0, [sp, 40]
str w0, [sp, 36]
b .L10
.L9:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L8:
ldr w0, [sp, 40]
cmp w0, 2999
ble .L11
.L10:
ldr w1, [sp, 36]
ldr w0, [sp, 32]
sub w0, w1, w0
str w0, [sp, 56]
str wzr, [sp, 44]
ldr w0, [sp, 28]
ldr w1, [sp, 60]
sdiv w0, w1, w0
str w0, [sp, 64]
ldr w0, [sp, 28]
ldr w3, [sp, 64]
mov w2, w0
ldr w1, [sp, 60]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
mov w0, 1
str w0, [sp, 48]
b .L12
.L13:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldrsw x0, [sp, 48]
lsl x0, x0, 2
add x1, sp, 8192
add x1, x1, 3888
ldr w0, [x1, x0]
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L12:
ldr w1, [sp, 32]
ldr w0, [sp, 48]
cmp w1, w0
bge .L13
mov w0, 40
bl putchar
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 52]
b .L14
.L17:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
add x1, sp, 8192
add x1, x1, 3888
ldr w0, [x1, x0]
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 44]
cmp w0, 50
bne .L15
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
b .L16
.L15:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L14:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
ble .L17
.L16:
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
ldr w1, [sp, 56]
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L7:
add x1, sp, 28
add x0, sp, 24
mov x2, x1
mov x1, x0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl __isoc99_scanf
cmn w0, #1
beq .L18
ldr w0, [sp, 28]
cmp w0, 0
bne .L19
.L18:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 24088]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L21
bl __stack_chk_fail
.L21:
mov w0, w1
ldp x29, x30, [sp]
mov x12, 24096
add sp, sp, x12
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.local cond
.comm cond,48,8
.local mutex
.comm mutex,48,8
.local count
.comm count,4,4
.align 2
.global thread_func
.type thread_func, %function
thread_func:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str wzr, [sp, 36]
b .L2
.L3:
mov x0, 22816
bl malloc
str x0, [sp, 40]
mov x2, 22816
mov w1, 0
ldr x0, [sp, 40]
bl memset
ldr x0, [sp, 40]
bl free
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L2:
ldr w0, [sp, 36]
cmp w0, 999
bls .L3
adrp x0, mutex
add x0, x0, :lo12:mutex
bl pthread_mutex_lock
adrp x0, count
add x0, x0, :lo12:count
ldr w0, [x0]
add w1, w0, 1
adrp x0, count
add x0, x0, :lo12:count
str w1, [x0]
adrp x0, cond
add x0, x0, :lo12:cond
bl pthread_cond_signal
adrp x0, mutex
add x0, x0, :lo12:mutex
bl pthread_mutex_unlock
mov x0, 0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size thread_func, .-thread_func
.section .rodata
.align 3
.LC0:
.string "program.c"
.align 3
.LC1:
.string "result == 0"
.align 3
.LC2:
.string "Done.\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
str wzr, [sp, 32]
b .L6
.L8:
add x1, sp, 40
ldrsw x0, [sp, 32]
lsl x0, x0, 3
add x4, x1, x0
mov x3, 0
adrp x0, thread_func
add x2, x0, :lo12:thread_func
mov x1, 0
mov x0, x4
bl pthread_create
str w0, [sp, 36]
ldr w0, [sp, 36]
cmp w0, 0
beq .L7
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 48
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L7:
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L6:
ldr w0, [sp, 32]
cmp w0, 9
ble .L8
adrp x0, mutex
add x0, x0, :lo12:mutex
bl pthread_mutex_lock
nop
.L10:
adrp x0, count
add x0, x0, :lo12:count
ldr w0, [x0]
cmp w0, 9
bhi .L9
adrp x0, mutex
add x1, x0, :lo12:mutex
adrp x0, cond
add x0, x0, :lo12:cond
bl pthread_cond_wait
cmp w0, 0
beq .L10
.L9:
adrp x0, mutex
add x0, x0, :lo12:mutex
bl pthread_mutex_unlock
str wzr, [sp, 32]
b .L11
.L12:
ldrsw x0, [sp, 32]
lsl x0, x0, 3
add x1, sp, 40
ldr x0, [x1, x0]
mov x1, 0
bl pthread_join
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L11:
ldr w0, [sp, 32]
cmp w0, 9
ble .L12
adrp x0, :got:stdout
ldr x0, [x0, #:got_lo12:stdout]
ldr x0, [x0]
bl fflush
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 6
mov x1, 1
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl fwrite
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L14
bl __stack_chk_fail
.L14:
mov w0, w1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 5
__PRETTY_FUNCTION__.0:
.string "main"
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Once upon a time, there was...\n"
.align 3
.LC1:
.string "w"
.align 3
.LC2:
.string "od -c"
.text
.align 2
.global main
.type main, %function
main:
.LFB6:
.cfi_startproc
mov x12, 8240
sub sp, sp, x12
.cfi_def_cfa_offset 8240
stp x29, x30, [sp]
.cfi_offset 29, -8240
.cfi_offset 30, -8232
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 8232]
mov x1, 0
add x2, sp, 32
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x2
bl sprintf
adrp x0, .LC1
add x1, x0, :lo12:.LC1
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl popen
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
beq .L2
add x0, sp, 32
bl strlen
mov x1, x0
add x0, sp, 32
ldr x3, [sp, 24]
mov x2, x1
mov x1, 1
bl fwrite
ldr x0, [sp, 24]
bl pclose
mov w0, 0
bl exit
.L2:
mov w0, 1
bl exit
.cfi_endproc
.LFE6:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global foo
.type foo, %function
foo:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
mov w0, 1
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size foo, .-foo
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
ldr x0, [sp, 16]
ldr x0, [x0]
bl printf
mov w0, 10
bl putchar
ldr x0, [sp, 16]
add x0, x0, 8
ldr x0, [x0]
bl printf
mov w0, 10
bl putchar
ldr x0, [sp, 16]
add x0, x0, 16
ldr x0, [x0]
bl printf
mov w0, 10
bl putchar
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global link_insert
.type link_insert, %function
link_insert:
.LFB6:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp]
ldr x1, [sp, 8]
str x1, [x0, 8]
ldr x0, [sp]
str x0, [sp, 8]
ldr x0, [sp, 8]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size link_insert, .-link_insert
.section .rodata
.align 3
.LC0:
.string "%d "
.text
.align 2
.global link_print
.type link_print, %function
link_print:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
str x0, [sp, 40]
b .L4
.L5:
ldr x0, [sp, 40]
ldr w0, [x0]
mov w1, w0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr x0, [sp, 40]
ldr x0, [x0, 8]
str x0, [sp, 40]
.L4:
ldr x0, [sp, 40]
cmp x0, 0
bne .L5
mov w0, 10
bl putchar
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size link_print, .-link_print
.align 2
.global link_reverse
.type link_reverse, %function
link_reverse:
.LFB8:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
bne .L8
ldr x0, [sp, 8]
b .L9
.L8:
ldr x0, [sp, 8]
ldr x0, [x0, 8]
str x0, [sp, 16]
ldr x0, [sp, 8]
str xzr, [x0, 8]
b .L10
.L11:
ldr x0, [sp, 16]
ldr x0, [x0, 8]
str x0, [sp, 24]
ldr x0, [sp, 16]
ldr x1, [sp, 8]
str x1, [x0, 8]
ldr x0, [sp, 16]
str x0, [sp, 8]
ldr x0, [sp, 24]
str x0, [sp, 16]
.L10:
ldr x0, [sp, 16]
cmp x0, 0
bne .L11
ldr x0, [sp, 8]
.L9:
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size link_reverse, .-link_reverse
.section .rodata
.align 3
.LC1:
.string "quit"
.text
.align 2
.global main
.type main, %function
main:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
str xzr, [sp, 32]
.L15:
stp xzr, xzr, [sp, 48]
str wzr, [sp, 64]
adrp x0, :got:stdin
ldr x0, [x0, #:got_lo12:stdin]
ldr x1, [x0]
add x0, sp, 48
mov x2, x1
mov w1, 20
bl fgets
add x0, sp, 48
bl strlen
sub x0, x0, #1
add x1, sp, 48
strb wzr, [x1, x0]
add x3, sp, 48
mov x2, 4
adrp x0, .LC1
add x1, x0, :lo12:.LC1
mov x0, x3
bl strncmp
cmp w0, 0
bne .L13
ldr x0, [sp, 32]
bl link_print
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L16
b .L17
.L13:
str xzr, [sp, 40]
mov x0, 16
bl malloc
str x0, [sp, 40]
ldr x0, [sp, 40]
str xzr, [x0, 8]
add x0, sp, 48
bl atoi
mov w1, w0
ldr x0, [sp, 40]
str w1, [x0]
ldr x1, [sp, 40]
ldr x0, [sp, 32]
bl link_insert
str x0, [sp, 32]
b .L15
.L17:
bl __stack_chk_fail
.L16:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global m
.bss
.align 2
.type m, %object
.size m, 4
m:
.zero 4
.global n
.align 2
.type n, %object
.size n, 4
n:
.zero 4
.global a
.align 2
.type a, %object
.size a, 4
a:
.zero 4
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "%d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, m
add x1, x0, :lo12:m
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
adrp x0, n
add x1, x0, :lo12:n
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
adrp x0, m
add x0, x0, :lo12:m
ldr w0, [x0]
cmp w0, 0
blt .L2
adrp x0, n
add x0, x0, :lo12:n
ldr w0, [x0]
cmp w0, 0
bge .L5
.L2:
bl abort
.L5:
adrp x0, m
add x0, x0, :lo12:m
ldr w1, [x0]
adrp x0, n
add x0, x0, :lo12:n
ldr w0, [x0]
mul w1, w1, w0
adrp x0, a
add x0, x0, :lo12:a
str w1, [x0]
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0]
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "Sum: %.f\n"
.align 3
.LC2:
.string "Avg: %.2f\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
str wzr, [sp, 32]
str wzr, [sp, 36]
str wzr, [sp, 28]
add x0, sp, 20
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
b .L2
.L3:
add x0, sp, 24
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
ldr s0, [sp, 24]
scvtf s0, s0
ldr s1, [sp, 32]
fadd s0, s1, s0
str s0, [sp, 32]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L2:
ldr w0, [sp, 20]
ldr w1, [sp, 28]
cmp w1, w0
blt .L3
ldr s0, [sp, 32]
fcvt d0, s0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr s0, [sp, 20]
scvtf s0, s0
ldr s1, [sp, 32]
fdiv s0, s1, s0
str s0, [sp, 36]
ldr s0, [sp, 36]
fcvt d0, s0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L5
bl __stack_chk_fail
.L5:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global hello
.type hello, %function
hello:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
add w0, w0, 3
str w0, [sp, 12]
ldr w0, [sp, 12]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size hello, .-hello
.section .rodata
.align 3
.LC0:
.string "Hello world!"
.align 3
.LC1:
.string "a = %d\n"
.align 3
.LC2:
.string "Goodbye world!"
.text
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 17
str w0, [sp, 28]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
mov w0, 5
bl hello
str w0, [sp, 24]
b .L4
.L5:
ldr w1, [sp, 24]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L4:
ldr w0, [sp, 24]
cmp w0, 14
ble .L5
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global strchr
.type strchr, %function
strchr:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str w1, [sp, 4]
b .L2
.L4:
ldr x0, [sp, 8]
ldrb w0, [x0]
mov w1, w0
ldr w0, [sp, 4]
cmp w0, w1
bne .L2
ldr x0, [sp, 8]
b .L3
.L2:
ldr x0, [sp, 8]
add x1, x0, 1
str x1, [sp, 8]
ldrb w0, [x0]
cmp w0, 0
bne .L4
mov x0, 0
.L3:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size strchr, .-strchr
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "program.c"
.align 3
.LC1:
.string "!__builtin_isnan(val)"
.align 3
.LC2:
.string "__builtin_isnan(val)"
.text
.align 2
.global test_float
.type test_float, %function
test_float:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str wzr, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvc .L2
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 7
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L2:
fmov s0, 5.0e+0
str s0, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvc .L3
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 9
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L3:
mov w0, 2139095040
fmov s0, w0
str s0, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvc .L4
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 11
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L4:
mov w0, 2143289344
fmov s0, w0
str s0, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvs .L5
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 13
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __assert_fail
.L5:
mov w0, 2139095039
fmov s0, w0
str s0, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvc .L6
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 15
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L6:
movi v0.2s, 0x80, lsl 16
str s0, [sp, 28]
ldr s0, [sp, 28]
fcmp s0, s0
bvc .L8
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 17
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L8:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size test_float, .-test_float
.align 2
.global test_double
.type test_double, %function
test_double:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str xzr, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvc .L10
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 22
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L10:
fmov d0, 5.0e+0
str d0, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvc .L11
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 24
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L11:
mov x0, 9218868437227405312
fmov d0, x0
str d0, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvc .L12
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 26
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L12:
mov x0, 9221120237041090560
fmov d0, x0
str d0, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvs .L13
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 28
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __assert_fail
.L13:
mov x0, 9218868437227405311
fmov d0, x0
str d0, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvc .L14
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 30
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L14:
mov x0, 4503599627370496
fmov d0, x0
str d0, [sp, 24]
ldr d0, [sp, 24]
fcmp d0, d0
bvc .L16
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 32
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L16:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size test_double, .-test_double
.global __unordtf2
.align 2
.global test_longdouble
.type test_longdouble, %function
test_longdouble:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
stp xzr, xzr, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
beq .L34
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 37
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L34:
adrp x0, .LC3
add x0, x0, :lo12:.LC3
ldr q0, [x0]
str q0, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
beq .L35
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 39
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L35:
adrp x0, .LC4
add x0, x0, :lo12:.LC4
ldr q0, [x0]
str q0, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
beq .L36
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 41
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L36:
adrp x0, .LC5
add x0, x0, :lo12:.LC5
ldr q0, [x0]
str q0, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
bne .L24
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 43
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __assert_fail
.L24:
adrp x0, .LC6
add x0, x0, :lo12:.LC6
ldr q0, [x0]
str q0, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
beq .L37
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 45
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L37:
adrp x0, .LC7
add x0, x0, :lo12:.LC7
ldr q0, [x0]
str q0, [sp, 16]
ldr q0, [sp, 16]
mov v1.16b, v0.16b
bl __unordtf2
cmp w0, 0
bne .L33
b .L38
.L33:
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 47
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L38:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size test_longdouble, .-test_longdouble
.align 2
.global main
.type main, %function
main:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
bl test_float
bl test_double
bl test_longdouble
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size main, .-main
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.2, %object
.size __PRETTY_FUNCTION__.2, 11
__PRETTY_FUNCTION__.2:
.string "test_float"
.align 3
.type __PRETTY_FUNCTION__.1, %object
.size __PRETTY_FUNCTION__.1, 12
__PRETTY_FUNCTION__.1:
.string "test_double"
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 16
__PRETTY_FUNCTION__.0:
.string "test_longdouble"
.align 4
.LC3:
.word 0
.word 0
.word 0
.word 1073823744
.align 4
.LC4:
.word 0
.word 0
.word 0
.word 2147418112
.align 4
.LC5:
.word 0
.word 0
.word 0
.word 2147450880
.align 4
.LC6:
.word -1
.word -1
.word -1
.word 2147418111
.align 4
.LC7:
.word 0
.word 0
.word 0
.word 65536
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d %d\n"
.align 3
.LC1:
.string "%d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 24]
mov x1, 0
add x1, sp, 20
add x0, sp, 16
mov x2, x1
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
ldr w1, [sp, 16]
ldr w0, [sp, 20]
add w0, w1, w0
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 24]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L3
bl __stack_chk_fail
.L3:
mov w0, w1
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global data
.bss
.align 3
.type data, %object
.size data, 20
data:
.zero 20
.global front
.data
.align 2
.type front, %object
.size front, 4
front:
.word -1
.global rear
.align 2
.type rear, %object
.size rear, 4
rear:
.word -1
.text
.align 2
.global isFull
.type isFull, %function
isFull:
.LFB0:
.cfi_startproc
adrp x0, rear
add x0, x0, :lo12:rear
ldr w0, [x0]
add w1, w0, 1
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
cmp w1, w0
beq .L2
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
cmp w0, 0
bne .L3
adrp x0, rear
add x0, x0, :lo12:rear
ldr w0, [x0]
cmp w0, 4
bne .L3
.L2:
mov w0, 1
b .L4
.L3:
mov w0, 0
.L4:
ret
.cfi_endproc
.LFE0:
.size isFull, .-isFull
.align 2
.global isEmpty
.type isEmpty, %function
isEmpty:
.LFB1:
.cfi_startproc
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
cmn w0, #1
bne .L6
mov w0, 1
b .L7
.L6:
mov w0, 0
.L7:
ret
.cfi_endproc
.LFE1:
.size isEmpty, .-isEmpty
.section .rodata
.align 3
.LC0:
.string "\n Queue is full!! "
.text
.align 2
.global enQueue
.type enQueue, %function
enQueue:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
bl isFull
cmp w0, 0
beq .L9
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
b .L12
.L9:
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
cmn w0, #1
bne .L11
adrp x0, front
add x0, x0, :lo12:front
str wzr, [x0]
.L11:
adrp x0, rear
add x0, x0, :lo12:rear
ldr w0, [x0]
add w2, w0, 1
mov w0, 26215
movk w0, 0x6666, lsl 16
smull x0, w2, w0
lsr x0, x0, 32
asr w1, w0, 1
asr w0, w2, 31
sub w1, w1, w0
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
sub w1, w2, w0
adrp x0, rear
add x0, x0, :lo12:rear
str w1, [x0]
adrp x0, rear
add x0, x0, :lo12:rear
ldr w1, [x0]
adrp x0, data
add x0, x0, :lo12:data
sxtw x1, w1
ldr w2, [sp, 28]
str w2, [x0, x1, lsl 2]
.L12:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size enQueue, .-enQueue
.section .rodata
.align 3
.LC1:
.string "\n Queue is empty !! "
.text
.align 2
.global deQueue
.type deQueue, %function
deQueue:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
bl isEmpty
cmp w0, 0
beq .L14
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl puts
mov w0, -1
b .L15
.L14:
adrp x0, front
add x0, x0, :lo12:front
ldr w1, [x0]
adrp x0, data
add x0, x0, :lo12:data
sxtw x1, w1
ldr w0, [x0, x1, lsl 2]
str w0, [sp, 28]
adrp x0, front
add x0, x0, :lo12:front
ldr w1, [x0]
adrp x0, rear
add x0, x0, :lo12:rear
ldr w0, [x0]
cmp w1, w0
bne .L16
adrp x0, front
add x0, x0, :lo12:front
mov w1, -1
str w1, [x0]
adrp x0, rear
add x0, x0, :lo12:rear
mov w1, -1
str w1, [x0]
b .L17
.L16:
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
add w2, w0, 1
mov w0, 26215
movk w0, 0x6666, lsl 16
smull x0, w2, w0
lsr x0, x0, 32
asr w1, w0, 1
asr w0, w2, 31
sub w1, w1, w0
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
sub w1, w2, w0
adrp x0, front
add x0, x0, :lo12:front
str w1, [x0]
.L17:
ldr w0, [sp, 28]
.L15:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size deQueue, .-deQueue
.section .rodata
.align 3
.LC2:
.string " \n Empty Queue"
.align 3
.LC3:
.string "\n Items are: "
.align 3
.LC4:
.string "%d "
.text
.align 2
.global display
.type display, %function
display:
.LFB4:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
bl isEmpty
cmp w0, 0
beq .L19
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
b .L23
.L19:
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
adrp x0, front
add x0, x0, :lo12:front
ldr w0, [x0]
str w0, [sp, 28]
b .L21
.L22:
adrp x0, data
add x0, x0, :lo12:data
ldrsw x1, [sp, 28]
ldr w0, [x0, x1, lsl 2]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
ldr w0, [sp, 28]
add w1, w0, 1
mov w0, 26215
movk w0, 0x6666, lsl 16
smull x0, w1, w0
lsr x0, x0, 32
asr w2, w0, 1
asr w0, w1, 31
sub w2, w2, w0
mov w0, w2
lsl w0, w0, 2
add w0, w0, w2
sub w0, w1, w0
str w0, [sp, 28]
.L21:
adrp x0, rear
add x0, x0, :lo12:rear
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
bne .L22
adrp x0, data
add x0, x0, :lo12:data
ldrsw x1, [sp, 28]
ldr w0, [x0, x1, lsl 2]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L23:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size display, .-display
.section .rodata
.align 3
.LC5:
.string "IN CIRCULAR QUEUE THIS OPERATION CAN BE DONE\n1.INSERTION 2.DELETION 3.DISPLAY"
.align 3
.LC6:
.string "Enter the choice"
.align 3
.LC7:
.string "%d"
.align 3
.LC8:
.string "Enter element to insert"
.align 3
.LC9:
.string "INVALID CHOICE ENTER ONCE AGAIN"
.align 3
.LC10:
.string "Enter 1 to continue else for exit"
.text
.align 2
.global main
.type main, %function
main:
.LFB5:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
mov w0, 1
str w0, [sp, 28]
b .L25
.L33:
nop
.L26:
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl puts
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl puts
add x0, sp, 32
mov x1, x0
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl __isoc99_scanf
ldr w0, [sp, 32]
cmp w0, 1
bne .L27
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl puts
add x0, sp, 36
mov x1, x0
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl __isoc99_scanf
ldr w0, [sp, 36]
bl enQueue
b .L28
.L27:
ldr w0, [sp, 32]
cmp w0, 2
bne .L29
bl deQueue
b .L28
.L29:
ldr w0, [sp, 32]
cmp w0, 3
bne .L30
bl display
b .L28
.L30:
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl puts
b .L26
.L28:
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl puts
add x0, sp, 28
mov x1, x0
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl __isoc99_scanf
.L25:
ldr w0, [sp, 28]
cmp w0, 1
beq .L33
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L32
bl __stack_chk_fail
.L32:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Sizeof unsigned int %d, Sizeof int %d\n"
.align 3
.LC1:
.string "%d %d %d\n"
.align 3
.LC2:
.string "%u %u %u\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 2147483647
str w0, [sp, 24]
mov w0, -1
str w0, [sp, 28]
mov x2, 4
mov x1, 4
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr w0, [sp, 24]
add w1, w0, 1
ldr w0, [sp, 24]
add w0, w0, 2
mov w3, w0
mov w2, w1
ldr w1, [sp, 24]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 28]
add w1, w0, 1
ldr w0, [sp, 28]
add w0, w0, 2
mov w3, w0
mov w2, w1
ldr w1, [sp, 28]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d\n"
.align 3
.LC1:
.string "%f,"
.align 3
.LC2:
.string "%d"
.text
.align 2
.global main
.type main, %function
main:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
b .L2
.L9:
ldr w0, [sp, 24]
mov w1, w0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr w0, [sp, 24]
sxtw x0, w0
lsl x0, x0, 2
bl malloc
str x0, [sp, 40]
ldr w0, [sp, 24]
sxtw x0, w0
lsl x0, x0, 2
bl malloc
str x0, [sp, 48]
str wzr, [sp, 28]
ldr x0, [sp, 40]
str x0, [sp, 32]
b .L3
.L4:
ldr x1, [sp, 32]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr x0, [sp, 32]
add x0, x0, 4
str x0, [sp, 32]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L3:
ldr w0, [sp, 24]
ldr w1, [sp, 28]
cmp w1, w0
blt .L4
str wzr, [sp, 28]
ldr x0, [sp, 48]
str x0, [sp, 32]
b .L5
.L6:
ldr x1, [sp, 32]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr x0, [sp, 32]
add x0, x0, 4
str x0, [sp, 32]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L5:
ldr w0, [sp, 24]
ldr w1, [sp, 28]
cmp w1, w0
blt .L6
str wzr, [sp, 28]
b .L7
.L8:
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp, 48]
add x0, x1, x0
ldr s0, [x0]
fadd s0, s1, s0
fcvt d0, s0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L7:
ldr w0, [sp, 24]
ldr w1, [sp, 28]
cmp w1, w0
blt .L8
mov w0, 10
bl putchar
.L2:
add x0, sp, 24
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
cmp w0, 1
beq .L9
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L11
bl __stack_chk_fail
.L11:
mov w0, w1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "/dev/shm/"
.text
.align 2
.global shm_open
.type shm_open, %function
shm_open:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str w2, [sp, 16]
b .L2
.L3:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L2:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 47
beq .L3
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L4
mov w0, 22
bl __set_errno
mov w0, -1
b .L5
.L4:
ldr x0, [sp, 24]
bl strlen
str x0, [sp, 48]
ldr x0, [sp, 48]
add x0, x0, 10
bl __alloca
sxtw x0, w0
str x0, [sp, 56]
mov x2, 9
adrp x0, .LC0
add x1, x0, :lo12:.LC0
ldr x0, [sp, 56]
bl __mempcpy
mov w3, w0
ldr x0, [sp, 48]
add x0, x0, 1
mov x2, x0
ldr x1, [sp, 24]
mov w0, w3
bl __mempcpy
ldr w2, [sp, 16]
ldr w1, [sp, 20]
ldr x0, [sp, 24]
bl open
str w0, [sp, 36]
ldr w0, [sp, 36]
cmn w0, #1
beq .L6
mov w2, 0
mov w1, 1
ldr w0, [sp, 36]
bl fcntl
str w0, [sp, 40]
ldrsw x0, [sp, 40]
cmn x0, #1
beq .L7
ldr w0, [sp, 40]
orr w0, w0, 1
str w0, [sp, 40]
ldr w2, [sp, 40]
mov w1, 2
ldr w0, [sp, 36]
bl fcntl
str w0, [sp, 40]
.L7:
ldr w0, [sp, 40]
cmn w0, #1
bne .L6
bl __errno_location
ldr w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 36]
bl close
mov w0, -1
str w0, [sp, 36]
ldr w0, [sp, 44]
bl __set_errno
.L6:
ldr w0, [sp, 36]
.L5:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size shm_open, .-shm_open
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
mov w0, -1
str w0, [sp, 4]
ldr w0, [sp, 4]
cmp w0, 1
bne .L2
ldrsw x0, [sp, 4]
str x0, [sp, 8]
.L2:
mov w0, 0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global alertFailureCount
.bss
.align 2
.type alertFailureCount, %object
.size alertFailureCount, 4
alertFailureCount:
.zero 4
.section .rodata
.align 3
.LC0:
.string "ALERT: Temperature is %.1f celcius.\n"
.text
.align 2
.global networkAlertStub
.type networkAlertStub, %function
networkAlertStub:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str s0, [sp, 28]
ldr s0, [sp, 28]
fcvt d0, s0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr s0, [sp, 28]
mov w0, 1127153664
fmov s1, w0
fcmpe s0, s1
bls .L5
b .L6
.L5:
mov w0, 200
b .L4
.L6:
mov w0, 500
.L4:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size networkAlertStub, .-networkAlertStub
.align 2
.global networkAlertFailureCheck
.type networkAlertFailureCheck, %function
networkAlertFailureCheck:
.LFB1:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
cmp w0, 200
beq .L9
adrp x0, alertFailureCount
add x0, x0, :lo12:alertFailureCount
ldr w1, [x0]
adrp x0, alertFailureCount
add x0, x0, :lo12:alertFailureCount
str w1, [x0]
.L9:
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size networkAlertFailureCheck, .-networkAlertFailureCheck
.align 2
.global farenheitToCelciusConvertor
.type farenheitToCelciusConvertor, %function
farenheitToCelciusConvertor:
.LFB2:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s1, [sp, 12]
movi v0.2s, 0x42, lsl 24
fsub s1, s1, s0
fmov s0, 5.0e+0
fmul s1, s1, s0
fmov s0, 9.0e+0
fdiv s0, s1, s0
str s0, [sp, 28]
ldr s0, [sp, 28]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size farenheitToCelciusConvertor, .-farenheitToCelciusConvertor
.align 2
.global alertInCelcius
.type alertInCelcius, %function
alertInCelcius:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str s0, [sp, 28]
ldr s0, [sp, 28]
bl farenheitToCelciusConvertor
str s0, [sp, 40]
ldr s0, [sp, 40]
bl networkAlertStub
str w0, [sp, 44]
ldr w0, [sp, 44]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size alertInCelcius, .-alertInCelcius
.section .rodata
.align 3
.LC1:
.string "%d alerts failed.\n"
.align 3
.LC2:
.string "program.c"
.align 3
.LC3:
.string "alertFailureCount == 1"
.align 3
.LC4:
.string "All is well (maybe!)"
.text
.align 2
.global main
.type main, %function
main:
.LFB4:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 16384
movk w0, 0x43c8, lsl 16
fmov s0, w0
bl alertInCelcius
str w0, [sp, 28]
ldr w0, [sp, 28]
bl networkAlertFailureCheck
mov w0, 52429
movk w0, 0x4397, lsl 16
fmov s0, w0
bl alertInCelcius
str w0, [sp, 28]
ldr w0, [sp, 28]
bl networkAlertFailureCheck
adrp x0, alertFailureCount
add x0, x0, :lo12:alertFailureCount
ldr w0, [x0]
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
adrp x0, alertFailureCount
add x0, x0, :lo12:alertFailureCount
ldr w0, [x0]
cmp w0, 1
beq .L15
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 39
adrp x0, .LC2
add x1, x0, :lo12:.LC2
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl __assert_fail
.L15:
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl puts
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size main, .-main
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 5
__PRETTY_FUNCTION__.0:
.string "main"
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global string
.bss
.align 3
.type string, %object
.size string, 6
string:
.zero 6
.global count_char
.align 2
.type count_char, %object
.size count_char, 4
count_char:
.zero 4
.global wall
.align 3
.type wall, %object
.size wall, 32
wall:
.zero 32
.section .rodata
.align 3
.LC0:
.string "Thread %d created successfuly\n"
.align 3
.LC1:
.string "Thread %d will access the critical section\n"
.align 3
.LC2:
.string "Thread %d created the letter -> %c\n"
.text
.align 2
.global letterCreation
.type letterCreation, %function
letterCreation:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
ldr w0, [x0]
str w0, [sp, 44]
ldr w1, [sp, 44]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr w1, [sp, 44]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
adrp x0, wall
add x0, x0, :lo12:wall
bl pthread_barrier_wait
bl rand
mov w1, 60495
movk w1, 0x4ec4, lsl 16
smull x1, w0, w1
lsr x1, x1, 32
asr w2, w1, 3
asr w1, w0, 31
sub w1, w2, w1
mov w2, 26
mul w1, w1, w2
sub w1, w0, w1
and w0, w1, 255
add w0, w0, 97
strb w0, [sp, 43]
adrp x0, count_char
add x0, x0, :lo12:count_char
ldr w0, [x0]
add w2, w0, 1
adrp x1, count_char
add x1, x1, :lo12:count_char
str w2, [x1]
adrp x1, string
add x1, x1, :lo12:string
sxtw x0, w0
ldrb w2, [sp, 43]
strb w2, [x1, x0]
ldrb w0, [sp, 43]
mov w2, w0
ldr w1, [sp, 44]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov x0, 0
bl pthread_exit
.cfi_endproc
.LFE6:
.size letterCreation, .-letterCreation
.section .rodata
.align 3
.LC3:
.string "The string created was: %s\n"
.align 3
.LC4:
.string "The string isn't a palindrome\n"
.align 3
.LC5:
.string "The string is a palindrome\n"
.text
.align 2
.global palindromeCheck
.type palindromeCheck, %function
palindromeCheck:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
adrp x0, count_char
add x0, x0, :lo12:count_char
str wzr, [x0]
str wzr, [sp, 36]
mov w0, 5
str w0, [sp, 40]
ldr x1, [sp, 24]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
str wzr, [sp, 44]
b .L3
.L7:
ldrsw x0, [sp, 44]
ldr x1, [sp, 24]
add x0, x1, x0
ldrb w1, [x0]
ldr w0, [sp, 40]
sub w2, w0, #1
str w2, [sp, 40]
sxtw x0, w0
ldr x2, [sp, 24]
add x0, x2, x0
ldrb w0, [x0]
cmp w1, w0
bne .L4
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
b .L9
.L4:
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl puts
mov w0, 1
bl sleep
b .L6
.L9:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L3:
ldr w0, [sp, 44]
cmp w0, 2
ble .L7
.L6:
ldr w0, [sp, 36]
cmp w0, 3
bne .L10
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl puts
mov w0, 1
bl sleep
.L10:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size palindromeCheck, .-palindromeCheck
.section .rodata
.align 3
.LC6:
.string "Verification string test"
.align 3
.LC7:
.string "asddsa"
.text
.align 2
.global main
.type main, %function
main:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
mov x0, 0
bl time
bl srand
mov w2, 7
mov x1, 0
adrp x0, wall
add x0, x0, :lo12:wall
bl pthread_barrier_init
str wzr, [sp, 20]
b .L12
.L17:
str wzr, [sp, 24]
b .L13
.L14:
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 32
ldr w2, [sp, 24]
str w2, [x1, x0]
add x1, sp, 56
ldrsw x0, [sp, 24]
lsl x0, x0, 3
add x4, x1, x0
add x1, sp, 32
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x0, x1, x0
mov x3, x0
adrp x0, letterCreation
add x2, x0, :lo12:letterCreation
mov x1, 0
mov x0, x4
bl pthread_create
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L13:
ldr w0, [sp, 24]
cmp w0, 5
ble .L14
adrp x0, wall
add x0, x0, :lo12:wall
bl pthread_barrier_wait
str wzr, [sp, 28]
b .L15
.L16:
ldrsw x0, [sp, 28]
lsl x0, x0, 3
add x1, sp, 56
ldr x0, [x1, x0]
mov x1, 0
bl pthread_join
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L15:
ldr w0, [sp, 28]
cmp w0, 5
ble .L16
adrp x0, string
add x0, x0, :lo12:string
bl palindromeCheck
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L12:
ldr w0, [sp, 20]
cmp w0, 9
ble .L17
adrp x0, wall
add x0, x0, :lo12:wall
bl pthread_barrier_destroy
mov w0, 10
bl putchar
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl puts
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl palindromeCheck
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 104]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L19
bl __stack_chk_fail
.L19:
mov w0, w1
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global shell_name
.bss
.align 3
.type shell_name, %object
.size shell_name, 8
shell_name:
.zero 8
.section .rodata
.align 3
.LC0:
.string "%s: "
.text
.align 2
.global print_err
.type print_err, %function
print_err:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -304]!
.cfi_def_cfa_offset 304
.cfi_offset 29, -304
.cfi_offset 30, -296
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 248]
str x2, [sp, 256]
str x3, [sp, 264]
str x4, [sp, 272]
str x5, [sp, 280]
str x6, [sp, 288]
str x7, [sp, 296]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
adrp x0, shell_name
add x0, x0, :lo12:shell_name
ldr x0, [x0]
mov x2, x0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl fprintf
add x0, sp, 304
str x0, [sp, 72]
add x0, sp, 304
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -56
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x2, x0
ldr x1, [sp, 56]
mov x0, x3
bl vfprintf
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x1, x0
mov w0, 10
bl fputc
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L2
bl __stack_chk_fail
.L2:
ldp x29, x30, [sp], 304
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size print_err, .-print_err
.section .rodata
.align 3
.LC1:
.string ": "
.align 3
.LC2:
.string "%s\n"
.text
.align 2
.global print_errno
.type print_errno, %function
print_errno:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -320]!
.cfi_def_cfa_offset 320
.cfi_offset 29, -320
.cfi_offset 30, -312
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -304
str x0, [sp, 72]
str x1, [sp, 264]
str x2, [sp, 272]
str x3, [sp, 280]
str x4, [sp, 288]
str x5, [sp, 296]
str x6, [sp, 304]
str x7, [sp, 312]
str q0, [sp, 128]
str q1, [sp, 144]
str q2, [sp, 160]
str q3, [sp, 176]
str q4, [sp, 192]
str q5, [sp, 208]
str q6, [sp, 224]
str q7, [sp, 240]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
adrp x0, shell_name
add x0, x0, :lo12:shell_name
ldr x0, [x0]
mov x2, x0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl fprintf
ldr x0, [sp, 72]
cmp x0, 0
beq .L4
add x0, sp, 320
str x0, [sp, 88]
add x0, sp, 320
str x0, [sp, 96]
add x0, sp, 256
str x0, [sp, 104]
mov w0, -56
str w0, [sp, 112]
mov w0, -128
str w0, [sp, 116]
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
add x0, sp, 32
add x1, sp, 88
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 32
mov x2, x0
ldr x1, [sp, 72]
mov x0, x3
bl vfprintf
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 2
mov x1, 1
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl fwrite
.L4:
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x19, [x0]
bl __errno_location
ldr w0, [x0]
bl strerror
mov x2, x0
adrp x0, .LC2
add x1, x0, :lo12:.LC2
mov x0, x19
bl fprintf
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L5
bl __stack_chk_fail
.L5:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 320
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size print_errno, .-print_errno
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global cmp
.type cmp, %function
cmp:
.LFB6:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp, 8]
ldr w1, [x0]
ldr x0, [sp]
ldr w0, [x0]
sub w0, w1, w0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size cmp, .-cmp
.section .rodata
.align 3
.LC0:
.string "yes"
.align 3
.LC1:
.string "yes\nswap %d %d\n"
.align 3
.LC2:
.string "no"
.align 3
.LC3:
.string "yes\nreverse %d %d\n"
.text
.align 2
.global almostSorted
.type almostSorted, %function
almostSorted:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
ldrsw x0, [sp, 28]
lsl x0, x0, 2
bl malloc
str x0, [sp, 56]
ldrsw x0, [sp, 28]
lsl x0, x0, 2
mov x2, x0
ldr x1, [sp, 16]
ldr x0, [sp, 56]
bl memcpy
ldrsw x1, [sp, 28]
adrp x0, cmp
add x3, x0, :lo12:cmp
mov x2, 4
ldr x0, [sp, 56]
bl qsort
mov w0, -1
str w0, [sp, 32]
mov w0, -1
str w0, [sp, 36]
str wzr, [sp, 40]
str wzr, [sp, 44]
b .L4
.L7:
ldrsw x0, [sp, 44]
lsl x0, x0, 2
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [x0]
ldrsw x0, [sp, 44]
lsl x0, x0, 2
ldr x2, [sp, 56]
add x0, x2, x0
ldr w0, [x0]
cmp w1, w0
beq .L5
ldr w0, [sp, 32]
cmp w0, 0
bge .L6
ldr w0, [sp, 44]
str w0, [sp, 32]
.L6:
ldr w0, [sp, 44]
str w0, [sp, 36]
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L5:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L4:
ldr w1, [sp, 44]
ldr w0, [sp, 28]
cmp w1, w0
blt .L7
ldr w0, [sp, 40]
cmp w0, 0
bne .L8
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
b .L3
.L8:
ldr w0, [sp, 40]
cmp w0, 2
bne .L10
ldr w0, [sp, 32]
add w1, w0, 1
ldr w0, [sp, 36]
add w0, w0, 1
mov w2, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
b .L3
.L10:
ldr w0, [sp, 32]
str w0, [sp, 48]
ldr w0, [sp, 36]
str w0, [sp, 52]
b .L11
.L13:
ldrsw x0, [sp, 48]
lsl x0, x0, 2
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [x0]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x2, [sp, 56]
add x0, x2, x0
ldr w0, [x0]
cmp w1, w0
beq .L12
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
b .L3
.L12:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
ldr w0, [sp, 52]
sub w0, w0, #1
str w0, [sp, 52]
.L11:
ldr w1, [sp, 48]
ldr w0, [sp, 36]
cmp w1, w0
ble .L13
ldr w0, [sp, 32]
add w1, w0, 1
ldr w0, [sp, 36]
add w0, w0, 1
mov w2, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
.L3:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size almostSorted, .-almostSorted
.align 2
.global main
.type main, %function
main:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
bl readline
bl rtrim
bl ltrim
bl parse_int
str w0, [sp, 24]
bl readline
bl rtrim
bl split_string
str x0, [sp, 32]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
bl malloc
str x0, [sp, 40]
str wzr, [sp, 20]
b .L15
.L16:
ldrsw x0, [sp, 20]
lsl x0, x0, 3
ldr x1, [sp, 32]
add x0, x1, x0
ldr x0, [x0]
bl parse_int
str w0, [sp, 28]
ldrsw x0, [sp, 20]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 28]
str w1, [x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L15:
ldr w1, [sp, 20]
ldr w0, [sp, 24]
cmp w1, w0
blt .L16
ldr x1, [sp, 40]
ldr w0, [sp, 24]
bl almostSorted
mov w0, 0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size main, .-main
.align 2
.global readline
.type readline, %function
readline:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
mov x0, 1024
str x0, [sp, 24]
str xzr, [sp, 32]
ldr x0, [sp, 24]
bl malloc
str x0, [sp, 40]
.L22:
ldr x1, [sp, 40]
ldr x0, [sp, 32]
add x0, x1, x0
str x0, [sp, 48]
ldr x0, [sp, 24]
mov w1, w0
ldr x0, [sp, 32]
sub w0, w1, w0
mov w1, w0
adrp x0, :got:stdin
ldr x0, [x0, #:got_lo12:stdin]
ldr x0, [x0]
mov x2, x0
ldr x0, [sp, 48]
bl fgets
str x0, [sp, 56]
ldr x0, [sp, 56]
cmp x0, 0
beq .L27
ldr x0, [sp, 48]
bl strlen
mov x1, x0
ldr x0, [sp, 32]
add x0, x0, x1
str x0, [sp, 32]
ldr x0, [sp, 24]
sub x0, x0, #1
ldr x1, [sp, 32]
cmp x1, x0
bcc .L20
ldr x0, [sp, 32]
sub x0, x0, #1
ldr x1, [sp, 40]
add x0, x1, x0
ldrb w0, [x0]
cmp w0, 10
beq .L20
ldr x0, [sp, 24]
lsl x0, x0, 1
str x0, [sp, 24]
ldr x1, [sp, 24]
ldr x0, [sp, 40]
bl realloc
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L22
str xzr, [sp, 40]
b .L20
.L27:
nop
.L20:
ldr x0, [sp, 32]
sub x0, x0, #1
ldr x1, [sp, 40]
add x0, x1, x0
ldrb w0, [x0]
cmp w0, 10
bne .L23
ldr x0, [sp, 32]
sub x0, x0, #1
ldr x1, [sp, 40]
add x0, x1, x0
strb wzr, [x0]
ldr x1, [sp, 32]
ldr x0, [sp, 40]
bl realloc
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L24
str xzr, [sp, 40]
b .L24
.L23:
ldr x0, [sp, 32]
add x0, x0, 1
mov x1, x0
ldr x0, [sp, 40]
bl realloc
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L25
str xzr, [sp, 40]
b .L24
.L25:
ldr x1, [sp, 40]
ldr x0, [sp, 32]
add x0, x1, x0
strb wzr, [x0]
.L24:
ldr x0, [sp, 40]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size readline, .-readline
.align 2
.global ltrim
.type ltrim, %function
ltrim:
.LFB10:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
bne .L29
mov x0, 0
b .L30
.L29:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L32
ldr x0, [sp, 24]
b .L30
.L34:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L32:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
beq .L33
bl __ctype_b_loc
ldr x1, [x0]
ldr x0, [sp, 24]
ldrb w0, [x0]
and x0, x0, 255
lsl x0, x0, 1
add x0, x1, x0
ldrh w0, [x0]
and w0, w0, 8192
cmp w0, 0
bne .L34
.L33:
ldr x0, [sp, 24]
.L30:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size ltrim, .-ltrim
.align 2
.global rtrim
.type rtrim, %function
rtrim:
.LFB11:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
bne .L36
mov x0, 0
b .L37
.L36:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L38
ldr x0, [sp, 24]
b .L37
.L38:
ldr x0, [sp, 24]
bl strlen
sub x0, x0, #1
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 40]
b .L39
.L41:
ldr x0, [sp, 40]
sub x0, x0, #1
str x0, [sp, 40]
.L39:
ldr x1, [sp, 40]
ldr x0, [sp, 24]
cmp x1, x0
bcc .L40
bl __ctype_b_loc
ldr x1, [x0]
ldr x0, [sp, 40]
ldrb w0, [x0]
and x0, x0, 255
lsl x0, x0, 1
add x0, x1, x0
ldrh w0, [x0]
and w0, w0, 8192
cmp w0, 0
bne .L41
.L40:
ldr x0, [sp, 40]
add x0, x0, 1
strb wzr, [x0]
ldr x0, [sp, 24]
.L37:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size rtrim, .-rtrim
.section .rodata
.align 3
.LC4:
.string " "
.text
.align 2
.global split_string
.type split_string, %function
split_string:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str xzr, [sp, 48]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
ldr x0, [sp, 24]
bl strtok
str x0, [sp, 56]
str wzr, [sp, 44]
b .L43
.L46:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldrsw x0, [sp, 44]
lsl x0, x0, 3
mov x1, x0
ldr x0, [sp, 48]
bl realloc
str x0, [sp, 48]
ldr x0, [sp, 48]
cmp x0, 0
bne .L44
ldr x0, [sp, 48]
b .L45
.L44:
ldrsw x0, [sp, 44]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
ldr x1, [sp, 56]
str x1, [x0]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, 0
bl strtok
str x0, [sp, 56]
.L43:
ldr x0, [sp, 56]
cmp x0, 0
bne .L46
ldr x0, [sp, 48]
.L45:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size split_string, .-split_string
.align 2
.global parse_int
.type parse_int, %function
parse_int:
.LFB13:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
add x0, sp, 48
mov w2, 10
mov x1, x0
ldr x0, [sp, 24]
bl strtol
str w0, [sp, 44]
ldr x0, [sp, 48]
ldr x1, [sp, 24]
cmp x1, x0
beq .L48
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 0
beq .L49
.L48:
mov w0, 1
bl exit
.L49:
ldr w0, [sp, 44]
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L51
bl __stack_chk_fail
.L51:
mov w0, w1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size parse_int, .-parse_int
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Informe o Salario atual -> "
.align 3
.LC1:
.string "%f"
.align 3
.LC2:
.string "Informe o valor do Financiamento desejado -> "
.align 3
.LC3:
.string "\nO Financiamento foi Aprovado"
.align 3
.LC4:
.string "\nO Financiamento foi Negado"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 24]
mov x1, 0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
add x0, sp, 16
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
add x0, sp, 20
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr s1, [sp, 16]
fmov s0, 5.0e+0
fmul s1, s1, s0
ldr s0, [sp, 20]
fcmpe s1, s0
bge .L7
b .L8
.L7:
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
b .L4
.L8:
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L4:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 24]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L6
bl __stack_chk_fail
.L6:
mov w0, w1
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global memcpy
.type memcpy, %function
memcpy:
.LFB0:
.cfi_startproc
sub sp, sp, #80
.cfi_def_cfa_offset 80
str x0, [sp, 24]
str x1, [sp, 16]
str x2, [sp, 8]
ldr x0, [sp, 24]
and x0, x0, 3
cmp x0, 0
cset w0, eq
and w0, w0, 255
and x0, x0, 255
cmp x0, 0
beq .L2
ldr x0, [sp, 16]
and x0, x0, 3
cmp x0, 0
cset w0, eq
and w0, w0, 255
and x0, x0, 255
cmp x0, 0
beq .L2
ldr x0, [sp, 24]
str x0, [sp, 40]
ldr x0, [sp, 16]
str x0, [sp, 48]
ldr x0, [sp, 8]
lsr x0, x0, 2
str x0, [sp, 56]
b .L3
.L4:
ldr x1, [sp, 48]
add x0, x1, 4
str x0, [sp, 48]
ldr x0, [sp, 40]
add x2, x0, 4
str x2, [sp, 40]
ldr w1, [x1]
str w1, [x0]
ldr x0, [sp, 56]
sub x0, x0, #1
str x0, [sp, 56]
.L3:
ldr x0, [sp, 56]
cmp x0, 0
bne .L4
ldr x0, [sp, 8]
and x0, x0, 2
cmp x0, 0
beq .L5
ldr x0, [sp, 48]
ldrh w1, [x0]
ldr x0, [sp, 40]
strh w1, [x0]
ldr x0, [sp, 40]
add x0, x0, 2
str x0, [sp, 40]
ldr x0, [sp, 48]
add x0, x0, 2
str x0, [sp, 48]
.L5:
ldr x0, [sp, 8]
and x0, x0, 1
cmp x0, 0
beq .L11
ldr x0, [sp, 48]
ldrb w1, [x0]
ldr x0, [sp, 40]
strb w1, [x0]
b .L11
.L2:
ldr x0, [sp, 24]
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
b .L8
.L9:
ldr x1, [sp, 72]
add x0, x1, 1
str x0, [sp, 72]
ldr x0, [sp, 64]
add x2, x0, 1
str x2, [sp, 64]
ldrb w1, [x1]
strb w1, [x0]
ldr x0, [sp, 8]
sub x0, x0, #1
str x0, [sp, 8]
.L8:
ldr x0, [sp, 8]
cmp x0, 0
bne .L9
b .L7
.L11:
nop
.L7:
ldr x0, [sp, 24]
add sp, sp, 80
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size memcpy, .-memcpy
.align 2
.global memmove
.type memmove, %function
memmove:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
ldr x1, [sp, 32]
ldr x0, [sp, 40]
cmp x1, x0
bcs .L13
ldr x1, [sp, 32]
ldr x0, [sp, 24]
add x0, x1, x0
ldr x1, [sp, 40]
cmp x1, x0
bcs .L13
ldr x0, [sp, 24]
sub x0, x0, #1
ldr x1, [sp, 40]
add x0, x1, x0
str x0, [sp, 48]
ldr x0, [sp, 24]
sub x0, x0, #1
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 56]
b .L14
.L15:
ldr x1, [sp, 56]
sub x0, x1, #1
str x0, [sp, 56]
ldr x0, [sp, 48]
sub x2, x0, #1
str x2, [sp, 48]
ldrb w1, [x1]
strb w1, [x0]
ldr x0, [sp, 24]
sub x0, x0, #1
str x0, [sp, 24]
.L14:
ldr x0, [sp, 24]
cmp x0, 0
bne .L15
ldr x0, [sp, 40]
b .L16
.L13:
ldr x2, [sp, 24]
ldr x1, [sp, 32]
ldr x0, [sp, 40]
bl memcpy
.L16:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size memmove, .-memmove
.align 2
.global memset
.type memset, %function
memset:
.LFB2:
.cfi_startproc
sub sp, sp, #64
.cfi_def_cfa_offset 64
str x0, [sp, 24]
str w1, [sp, 20]
str x2, [sp, 8]
ldr w0, [sp, 20]
cmp w0, 0
bne .L18
ldr x0, [sp, 24]
and x0, x0, 3
cmp x0, 0
bne .L18
ldr x0, [sp, 24]
str x0, [sp, 40]
ldr x0, [sp, 8]
lsr x0, x0, 2
str x0, [sp, 48]
b .L19
.L20:
ldr x0, [sp, 40]
add x1, x0, 4
str x1, [sp, 40]
str wzr, [x0]
ldr x0, [sp, 48]
sub x0, x0, #1
str x0, [sp, 48]
.L19:
ldr x0, [sp, 48]
cmp x0, 0
bne .L20
ldr x0, [sp, 8]
and x0, x0, 2
cmp x0, 0
beq .L21
ldr x0, [sp, 40]
strh wzr, [x0]
ldr x0, [sp, 40]
add x0, x0, 2
str x0, [sp, 40]
.L21:
ldr x0, [sp, 8]
and x0, x0, 1
cmp x0, 0
beq .L27
ldr x0, [sp, 40]
strb wzr, [x0]
b .L27
.L18:
ldr x0, [sp, 24]
str x0, [sp, 56]
b .L24
.L25:
ldr x0, [sp, 56]
add x1, x0, 1
str x1, [sp, 56]
ldr w1, [sp, 20]
and w1, w1, 255
strb w1, [x0]
ldr x0, [sp, 8]
sub x0, x0, #1
str x0, [sp, 8]
.L24:
ldr x0, [sp, 8]
cmp x0, 0
bne .L25
b .L23
.L27:
nop
.L23:
ldr x0, [sp, 24]
add sp, sp, 64
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size memset, .-memset
.align 2
.global memcmp
.type memcmp, %function
memcmp:
.LFB3:
.cfi_startproc
sub sp, sp, #64
.cfi_def_cfa_offset 64
str x0, [sp, 24]
str x1, [sp, 16]
str x2, [sp, 8]
ldr x0, [sp, 24]
str x0, [sp, 48]
ldr x0, [sp, 16]
str x0, [sp, 56]
b .L29
.L32:
ldr x0, [sp, 48]
add x1, x0, 1
str x1, [sp, 48]
ldrb w0, [x0]
strb w0, [sp, 46]
ldr x0, [sp, 56]
add x1, x0, 1
str x1, [sp, 56]
ldrb w0, [x0]
strb w0, [sp, 47]
ldrb w1, [sp, 46]
ldrb w0, [sp, 47]
cmp w1, w0
bcs .L30
mov w0, -1
b .L31
.L30:
ldrb w1, [sp, 46]
ldrb w0, [sp, 47]
cmp w1, w0
bls .L29
mov w0, 1
b .L31
.L29:
ldr x0, [sp, 8]
sub x1, x0, #1
str x1, [sp, 8]
cmp x0, 0
bne .L32
mov w0, 0
.L31:
add sp, sp, 64
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size memcmp, .-memcmp
.align 2
.global memchr
.type memchr, %function
memchr:
.LFB4:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str w1, [sp, 20]
str x2, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
beq .L34
ldr x0, [sp, 24]
str x0, [sp, 40]
.L37:
ldr x0, [sp, 40]
add x1, x0, 1
str x1, [sp, 40]
ldrb w0, [x0]
mov w1, w0
ldr w0, [sp, 20]
cmp w0, w1
bne .L35
ldr x0, [sp, 40]
sub x0, x0, #1
b .L36
.L35:
ldr x0, [sp, 8]
sub x0, x0, #1
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
bne .L37
.L34:
mov x0, 0
.L36:
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size memchr, .-memchr
.align 2
.global strlen
.type strlen, %function
strlen:
.LFB5:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str wzr, [sp, 20]
ldr x0, [sp, 8]
str x0, [sp, 24]
b .L39
.L40:
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L39:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L40
ldrsw x0, [sp, 20]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size strlen, .-strlen
.align 2
.global strcmp
.type strcmp, %function
strcmp:
.LFB6:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str x1, [sp]
b .L43
.L47:
ldr x0, [sp, 8]
add x1, x0, 1
str x1, [sp, 8]
ldrb w0, [x0]
strb w0, [sp, 30]
ldr x0, [sp]
add x1, x0, 1
str x1, [sp]
ldrb w0, [x0]
strb w0, [sp, 31]
ldrb w1, [sp, 30]
ldrb w0, [sp, 31]
cmp w1, w0
bcs .L44
mov w0, -1
b .L45
.L44:
ldrb w1, [sp, 30]
ldrb w0, [sp, 31]
cmp w1, w0
bls .L43
mov w0, 1
b .L45
.L43:
ldr x0, [sp, 8]
ldrb w0, [x0]
cmp w0, 0
beq .L46
ldr x0, [sp]
ldrb w0, [x0]
cmp w0, 0
bne .L47
.L46:
ldr x0, [sp]
ldrb w0, [x0]
cmp w0, 0
beq .L48
mov w0, -1
b .L45
.L48:
ldr x0, [sp, 8]
ldrb w0, [x0]
cmp w0, 0
beq .L49
mov w0, 1
b .L45
.L49:
mov w0, 0
.L45:
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size strcmp, .-strcmp
.align 2
.global strncmp
.type strncmp, %function
strncmp:
.LFB7:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str x2, [sp, 8]
b .L51
.L55:
ldr x0, [sp, 24]
add x1, x0, 1
str x1, [sp, 24]
ldrb w0, [x0]
strb w0, [sp, 46]
ldr x0, [sp, 16]
add x1, x0, 1
str x1, [sp, 16]
ldrb w0, [x0]
strb w0, [sp, 47]
ldr x0, [sp, 8]
sub x0, x0, #1
str x0, [sp, 8]
ldrb w1, [sp, 46]
ldrb w0, [sp, 47]
cmp w1, w0
bcs .L52
mov w0, -1
b .L53
.L52:
ldrb w1, [sp, 46]
ldrb w0, [sp, 47]
cmp w1, w0
bls .L51
mov w0, 1
b .L53
.L51:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
beq .L54
ldr x0, [sp, 16]
ldrb w0, [x0]
cmp w0, 0
beq .L54
ldr x0, [sp, 8]
cmp x0, 0
bne .L55
.L54:
ldr x0, [sp, 8]
cmp x0, 0
bne .L56
mov w0, 0
b .L53
.L56:
ldr x0, [sp, 16]
ldrb w0, [x0]
cmp w0, 0
beq .L57
mov w0, -1
b .L53
.L57:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
beq .L58
mov w0, 1
b .L53
.L58:
mov w0, 0
.L53:
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size strncmp, .-strncmp
.align 2
.global strcpy
.type strcpy, %function
strcpy:
.LFB8:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp, 8]
str x0, [sp, 24]
b .L60
.L61:
ldr x1, [sp]
add x0, x1, 1
str x0, [sp]
ldr x0, [sp, 24]
add x2, x0, 1
str x2, [sp, 24]
ldrb w1, [x1]
strb w1, [x0]
.L60:
ldr x0, [sp]
ldrb w0, [x0]
cmp w0, 0
bne .L61
ldr x0, [sp, 24]
strb wzr, [x0]
ldr x0, [sp, 8]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size strcpy, .-strcpy
.align 2
.global strncpy
.type strncpy, %function
strncpy:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
ldr x0, [sp, 40]
str x0, [sp, 48]
ldr x0, [sp, 32]
str x0, [sp, 56]
b .L64
.L66:
ldr x0, [sp, 24]
sub x0, x0, #1
str x0, [sp, 24]
ldr x1, [sp, 56]
add x0, x1, 1
str x0, [sp, 56]
ldr x0, [sp, 48]
add x2, x0, 1
str x2, [sp, 48]
ldrb w1, [x1]
strb w1, [x0]
ldrb w0, [x0]
cmp w0, 0
bne .L64
ldr x2, [sp, 24]
mov w1, 0
ldr x0, [sp, 48]
bl memset
b .L65
.L64:
ldr x0, [sp, 24]
cmp x0, 0
bne .L66
.L65:
ldr x0, [sp, 40]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size strncpy, .-strncpy
.align 2
.global stpcpy
.type stpcpy, %function
stpcpy:
.LFB10:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str x1, [sp]
b .L69
.L70:
ldr x1, [sp]
add x0, x1, 1
str x0, [sp]
ldr x0, [sp, 8]
add x2, x0, 1
str x2, [sp, 8]
ldrb w1, [x1]
strb w1, [x0]
.L69:
ldr x0, [sp]
ldrb w0, [x0]
cmp w0, 0
bne .L70
ldr x0, [sp, 8]
strb wzr, [x0]
ldr x0, [sp, 8]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size stpcpy, .-stpcpy
.align 2
.global strcat
.type strcat, %function
strcat:
.LFB11:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp, 8]
str x0, [sp, 24]
b .L73
.L74:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L73:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L74
b .L75
.L76:
ldr x1, [sp]
add x0, x1, 1
str x0, [sp]
ldr x0, [sp, 24]
add x2, x0, 1
str x2, [sp, 24]
ldrb w1, [x1]
strb w1, [x0]
.L75:
ldr x0, [sp]
ldrb w0, [x0]
cmp w0, 0
bne .L76
ldr x0, [sp, 24]
strb wzr, [x0]
ldr x0, [sp, 8]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size strcat, .-strcat
.align 2
.global strchr
.type strchr, %function
strchr:
.LFB12:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str w1, [sp, 4]
b .L79
.L81:
ldr x0, [sp, 8]
add x0, x0, 1
str x0, [sp, 8]
.L79:
ldr x0, [sp, 8]
ldrb w0, [x0]
cmp w0, 0
beq .L80
ldr x0, [sp, 8]
ldrb w1, [x0]
ldr w0, [sp, 4]
and w0, w0, 255
cmp w1, w0
bne .L81
.L80:
ldr x0, [sp, 8]
ldrb w0, [x0]
mov w1, w0
ldr w0, [sp, 4]
cmp w0, w1
bne .L82
ldr x0, [sp, 8]
b .L84
.L82:
mov x0, 0
.L84:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size strchr, .-strchr
.align 2
.global strstr
.type strstr, %function
strstr:
.LFB13:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
ldrb w0, [x0]
cmp w0, 0
bne .L86
ldr x0, [sp, 24]
b .L87
.L86:
ldr x0, [sp, 16]
bl strlen
str x0, [sp, 40]
b .L88
.L90:
ldr x2, [sp, 40]
ldr x1, [sp, 16]
ldr x0, [sp, 24]
bl strncmp
cmp w0, 0
bne .L89
ldr x0, [sp, 24]
b .L87
.L89:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L88:
ldr x0, [sp, 16]
ldrb w0, [x0]
mov w1, w0
ldr x0, [sp, 24]
bl strchr
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
bne .L90
mov x0, 0
.L87:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size strstr, .-strstr
.align 2
.global strspn
.type strspn, %function
strspn:
.LFB14:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 24]
str x0, [sp, 40]
b .L92
.L94:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L92:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
beq .L93
ldr x0, [sp, 24]
ldrb w0, [x0]
mov w1, w0
ldr x0, [sp, 16]
bl strchr
cmp x0, 0
bne .L94
.L93:
ldr x1, [sp, 24]
ldr x0, [sp, 40]
sub x0, x1, x0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE14:
.size strspn, .-strspn
.align 2
.global strcspn
.type strcspn, %function
strcspn:
.LFB15:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 24]
str x0, [sp, 40]
b .L97
.L99:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L97:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
beq .L98
ldr x0, [sp, 24]
ldrb w0, [x0]
mov w1, w0
ldr x0, [sp, 16]
bl strchr
cmp x0, 0
beq .L99
.L98:
ldr x1, [sp, 24]
ldr x0, [sp, 40]
sub x0, x1, x0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE15:
.size strcspn, .-strcspn
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "a+b>c&&b==c\t%d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 3
str w0, [sp, 20]
mov w0, 4
str w0, [sp, 24]
mov w0, 5
str w0, [sp, 28]
ldr w1, [sp, 20]
ldr w0, [sp, 24]
add w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
bge .L2
ldr w1, [sp, 24]
ldr w0, [sp, 28]
cmp w1, w0
bne .L2
mov w0, 1
b .L3
.L2:
mov w0, 0
.L3:
mov w1, w0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Deret Aritmatikanya adalah"
.align 3
.LC1:
.string "%d\t"
.align 3
.LC2:
.string "Jumlah Deret Aritmatikanya adalah %d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
mov w0, 6
str w0, [sp, 52]
mov w0, 3
str w0, [sp, 56]
mov w0, 5
str w0, [sp, 60]
ldr w0, [sp, 52]
str w0, [sp, 28]
ldr w0, [sp, 56]
str w0, [sp, 32]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
ldr w0, [sp, 60]
str w0, [sp, 36]
b .L2
.L5:
str wzr, [sp, 40]
b .L3
.L4:
ldr w1, [sp, 28]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w1, [sp, 28]
ldr w0, [sp, 56]
add w0, w1, w0
str w0, [sp, 28]
ldr w1, [sp, 32]
ldr w0, [sp, 28]
add w0, w1, w0
str w0, [sp, 32]
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L3:
ldr w1, [sp, 40]
ldr w0, [sp, 36]
cmp w1, w0
blt .L4
mov w0, 10
bl putchar
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L2:
ldr w0, [sp, 36]
cmp w0, 0
bgt .L5
ldr w0, [sp, 60]
sub w0, w0, #1
str w0, [sp, 44]
b .L6
.L9:
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 48]
b .L7
.L8:
ldr w1, [sp, 28]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w1, [sp, 28]
ldr w0, [sp, 56]
add w0, w1, w0
str w0, [sp, 28]
ldr w1, [sp, 32]
ldr w0, [sp, 28]
add w0, w1, w0
str w0, [sp, 32]
ldr w0, [sp, 48]
sub w0, w0, #1
str w0, [sp, 48]
.L7:
ldr w1, [sp, 48]
ldr w0, [sp, 44]
cmp w1, w0
bgt .L8
mov w0, 10
bl putchar
ldr w0, [sp, 44]
sub w0, w0, #1
str w0, [sp, 44]
.L6:
ldr w0, [sp, 44]
cmp w0, 0
bgt .L9
ldr w1, [sp, 32]
ldr w0, [sp, 28]
sub w0, w1, w0
str w0, [sp, 32]
ldr w1, [sp, 32]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC2:
.string "%3d : %7d\n"
.align 3
.LC3:
.string "key : %d\ndata : %d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 40
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
add x0, sp, 80
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
str wzr, [sp, 28]
str wzr, [sp, 32]
str wzr, [sp, 16]
b .L2
.L3:
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 80
ldr w3, [x1, x0]
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 40
ldr w0, [x1, x0]
mov w2, w0
mov w1, w3
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L2:
ldr w0, [sp, 16]
cmp w0, 9
ble .L3
str wzr, [sp, 16]
b .L4
.L8:
ldr w0, [sp, 16]
str w0, [sp, 24]
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 20]
b .L5
.L7:
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 80
ldr w1, [x1, x0]
ldrsw x0, [sp, 20]
lsl x0, x0, 2
add x2, sp, 80
ldr w0, [x2, x0]
cmp w1, w0
ble .L6
ldr w0, [sp, 20]
str w0, [sp, 24]
.L6:
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L5:
ldr w0, [sp, 20]
cmp w0, 9
ble .L7
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 80
ldr w0, [x1, x0]
str w0, [sp, 36]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 80
ldr w2, [x1, x0]
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 80
str w2, [x1, x0]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 80
ldr w2, [sp, 36]
str w2, [x1, x0]
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 40
ldr w0, [x1, x0]
str w0, [sp, 36]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 40
ldr w2, [x1, x0]
ldrsw x0, [sp, 16]
lsl x0, x0, 2
add x1, sp, 40
str w2, [x1, x0]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
add x1, sp, 40
ldr w2, [sp, 36]
str w2, [x1, x0]
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L4:
ldr w0, [sp, 16]
cmp w0, 8
ble .L8
mov w0, 10
bl putchar
str wzr, [sp, 20]
b .L9
.L10:
ldrsw x0, [sp, 20]
lsl x0, x0, 2
add x1, sp, 80
ldr w3, [x1, x0]
ldrsw x0, [sp, 20]
lsl x0, x0, 2
add x1, sp, 40
ldr w0, [x1, x0]
mov w2, w0
mov w1, w3
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L9:
ldr w0, [sp, 20]
cmp w0, 9
ble .L10
ldr w2, [sp, 32]
ldr w1, [sp, 28]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L12
bl __stack_chk_fail
.L12:
mov w0, w1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
.section .rodata
.align 3
.LC0:
.word 2010014
.word 2010023
.word 2010031
.word 2010034
.word 2010037
.word 2010055
.word 2010074
.word 2010082
.word 2010142
.word 2010160
.align 3
.LC1:
.word 400
.word 300
.word 800
.word 600
.word 200
.word 100
.word 700
.word 500
.word 900
.word 150
.text
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global X_SIZE_VALUE
.bss
.align 2
.type X_SIZE_VALUE, %object
.size X_SIZE_VALUE, 4
X_SIZE_VALUE:
.zero 4
.global overflow_mode
.data
.align 2
.type overflow_mode, %object
.size overflow_mode, 4
overflow_mode:
.word 1
.global rounding_mode
.bss
.align 2
.type rounding_mode, %object
.size rounding_mode, 4
rounding_mode:
.zero 4
.text
.align 2
.global __DSVERIFIER_assume
.type __DSVERIFIER_assume, %function
__DSVERIFIER_assume:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
strb w0, [sp, 31]
ldrb w0, [sp, 31]
bl __ESBMC_assume
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size __DSVERIFIER_assume, .-__DSVERIFIER_assume
.section .rodata
.align 3
.LC0:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/core/compatibility.h"
.align 3
.LC1:
.string "expression"
.text
.align 2
.global __DSVERIFIER_assert
.type __DSVERIFIER_assert, %function
__DSVERIFIER_assert:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
strb w0, [sp, 31]
ldrb w0, [sp, 31]
cmp w0, 0
bne .L4
adrp x0, __PRETTY_FUNCTION__.21
add x3, x0, :lo12:__PRETTY_FUNCTION__.21
mov w2, 36
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L4:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size __DSVERIFIER_assert, .-__DSVERIFIER_assert
.section .rodata
.align 3
.LC2:
.string "%s"
.text
.align 2
.global __DSVERIFIER_assert_msg
.type __DSVERIFIER_assert_msg, %function
__DSVERIFIER_assert_msg:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
strb w0, [sp, 31]
str x1, [sp, 16]
ldr x1, [sp, 16]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
ldrb w0, [sp, 31]
cmp w0, 0
bne .L7
adrp x0, __PRETTY_FUNCTION__.20
add x3, x0, :lo12:__PRETTY_FUNCTION__.20
mov w2, 41
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L7:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size __DSVERIFIER_assert_msg, .-__DSVERIFIER_assert_msg
.global _fxp_one
.bss
.align 3
.type _fxp_one, %object
.size _fxp_one, 8
_fxp_one:
.zero 8
.global _fxp_half
.align 3
.type _fxp_half, %object
.size _fxp_half, 8
_fxp_half:
.zero 8
.global _fxp_minus_one
.align 3
.type _fxp_minus_one, %object
.size _fxp_minus_one, 8
_fxp_minus_one:
.zero 8
.global _fxp_min
.align 3
.type _fxp_min, %object
.size _fxp_min, 8
_fxp_min:
.zero 8
.global _fxp_max
.align 3
.type _fxp_max, %object
.size _fxp_max, 8
_fxp_max:
.zero 8
.global _dbl_max
.align 3
.type _dbl_max, %object
.size _dbl_max, 8
_dbl_max:
.zero 8
.global _dbl_min
.align 3
.type _dbl_min, %object
.size _dbl_min, 8
_dbl_min:
.zero 8
.global _fxp_fmask
.align 3
.type _fxp_fmask, %object
.size _fxp_fmask, 8
_fxp_fmask:
.zero 8
.global _fxp_imask
.align 3
.type _fxp_imask, %object
.size _fxp_imask, 8
_fxp_imask:
.zero 8
.section .rodata
.align 3
.type scale_factor, %object
.size scale_factor, 248
scale_factor:
.word 0
.word 1072693248
.word 0
.word 1073741824
.word 0
.word 1074790400
.word 0
.word 1075838976
.word 0
.word 1076887552
.word 0
.word 1077936128
.word 0
.word 1078984704
.word 0
.word 1080033280
.word 0
.word 1081081856
.word 0
.word 1082130432
.word 0
.word 1083179008
.word 0
.word 1084227584
.word 0
.word 1085276160
.word 0
.word 1086324736
.word 0
.word 1087373312
.word 0
.word 1088421888
.word 0
.word 1089470464
.word 0
.word 1090519040
.word 0
.word 1091567616
.word 0
.word 1092616192
.word 0
.word 1093664768
.word 0
.word 1094713344
.word 0
.word 1095761920
.word 0
.word 1096810496
.word 0
.word 1097859072
.word 0
.word 1098907648
.word 0
.word 1099956224
.word 0
.word 1101004800
.word 0
.word 1102053376
.word 0
.word 1103101952
.word 0
.word 1104150528
.align 3
.type scale_factor_inv, %object
.size scale_factor_inv, 248
scale_factor_inv:
.word 0
.word 1072693248
.word 0
.word 1071644672
.word 0
.word 1070596096
.word 0
.word 1069547520
.word 0
.word 1068498944
.word 0
.word 1067450368
.word 0
.word 1066401792
.word 0
.word 1065353216
.word 0
.word 1064304640
.word 0
.word 1063256064
.word 0
.word 1062207488
.word 0
.word 1061158912
.word 0
.word 1060110336
.word 0
.word 1059061760
.word 0
.word 1058013184
.word 0
.word 1056964608
.word 147574
.word 1055916032
.word -295148
.word 1054867455
.word 442722
.word 1053818880
.word 442722
.word 1052770304
.word -3836923
.word 1051721727
.word -3836923
.word 1050673151
.word -3836923
.word 1049624575
.word 16971005
.word 1048576000
.word 16971005
.word 1047527424
.word -117173718
.word 1046478847
.word -117173718
.word 1045430271
.word 243644596
.word 1044381696
.word -721636628
.word 1043333119
.word -721636628
.word 1042284543
.word 2057033325
.word 1041235968
.align 3
.type rand_uni, %object
.size rand_uni, 40000
rand_uni:
.word -1090980738
.word -1112175576
.word -1106268981
.word 1050290517
.word 1036740293
.word 1064879289
.word 1065104477
.word 1057904025
.word 1058341827
.word -1105391874
.word 1053059208
.word -1096031224
.word 1064997005
.word -1098026844
.word 1053276161
.word -1103670874
.word 1060153685
.word -1084269022
.word -1082623921
.word -1089152099
.word -1089971858
.word -1099598916
.word -1087529625
.word 1051914755
.word -1101560469
.word 1062690036
.word -1091405365
.word 1059638621
.word -1087982995
.word -1082784013
.word -1113135698
.word 1058999736
.word -1085745433
.word 1019435440
.word 1053364041
.word 1061609359
.word 1035087920
.word 1063349407
.word 1063397950
.word -1098958981
.word -1087313908
.word 1058285497
.word -1082567766
.word -1108276165
.word -1086763766
.word -1091084444
.word -1085128895
.word -1091870424
.word 1041742704
.word 1055095857
.word -1096370585
.word 1057705193
.word -1104590464
.word 1040973022
.word 1057691271
.word 1055864390
.word -1095576813
.word -1087832828
.word 1063848842
.word 1064699740
.word -1085717922
.word 1050443251
.word 1057146058
.word 1036170702
.word 1043458992
.word 1041495254
.word 1016835224
.word -1097256952
.word 1050334643
.word -1086652520
.word 1060129563
.word 1040855016
.word 1057530281
.word -1156296968
.word -1089489913
.word 1055300184
.word -1089353932
.word 1064584069
.word -1098726324
.word -1086159967
.word -1084558434
.word -1105796200
.word -1097153790
.word -1088136037
.word -1094968157
.word 1056690938
.word -1089811181
.word -1083165686
.word 1060051278
.word 1050076832
.word 1004086943
.word -1083287383
.word 1042023236
.word 1059961369
.word -1089932017
.word 1064213982
.word -1122769874
.word -1084694163
.word -1082534712
.word 1059033125
.word -1087813048
.word 1060730859
.word 1050505517
.word 1005731364
.word -1094086494
.word 1023443447
.word 1033720214
.word -1087967840
.word 1063074669
.word -1089027007
.word 1056830924
.word -1084263516
.word 1064997214
.word -1090437037
.word -1091781398
.word 1013462154
.word 1061487913
.word 1064434379
.word -1085783916
.word -1084945539
.word 1061085669
.word -1087214440
.word -1115018716
.word -1107539666
.word -1095244881
.word -1094079747
.word 1054997360
.word -1084992721
.word -1097179506
.word -1082193925
.word 1064256557
.word -1097819440
.word -1083345928
.word -1092631710
.word -1095202339
.word 1064506801
.word 1057011326
.word 1062010719
.word -1090327798
.word 1050565392
.word -1101775798
.word 1064188676
.word -1085871250
.word -1090877093
.word -1106652338
.word 1049776288
.word 1044034835
.word -1089778989
.word 1049530284
.word -1089574061
.word 1058290743
.word 1040834867
.word 1058690157
.word -1105506895
.word 1043924977
.word -1087975760
.word 1049620521
.word -1089176069
.word 1060116763
.word 1049562456
.word -1084589500
.word -1089971946
.word -1085130923
.word -1103519824
.word -1082400569
.word -1111129859
.word 1063355442
.word 1037186736
.word 1063568378
.word -1098596375
.word 1060308102
.word 1053707835
.word -1109212671
.word 1034768304
.word 1062345615
.word 1061923599
.word -1090681976
.word 1049352786
.word -1098295281
.word 1047366845
.word 1060222933
.word 1063003581
.word 1064673460
.word -1093103650
.word -1109360283
.word 1054719639
.word 1060219822
.word 1052752822
.word -1097442375
.word -1094001525
.word -1115589625
.word -1125542376
.word 1062531190
.word -1089704622
.word 1061861361
.word 1051099679
.word 1042219100
.word -1108989595
.word -1087593042
.word 1059360412
.word -1088577714
.word -1096472376
.word -1093561192
.word 1057771088
.word -1094332377
.word -1114119013
.word 1058971827
.word -1085222409
.word 1064775246
.word 1059035048
.word -1085659782
.word 1060936615
.word -1126385027
.word 1001574693
.word -1096702703
.word -1083974080
.word -1084321697
.word -1094493936
.word -1109376765
.word 1040619167
.word -1100018138
.word 1059653825
.word 1057692424
.word -1094387449
.word -1083582038
.word 1061445852
.word -1108620992
.word -1086473013
.word -1116243746
.word -1085164901
.word -1093554385
.word 1058213156
.word -1120632006
.word 1064232057
.word 1048957199
.word -1084138823
.word 1051253855
.word 1057785276
.word 1059232672
.word -1088656197
.word 1055561923
.word 1053521159
.word 1060520394
.word 1061698262
.word -1153102175
.word 1053095354
.word 1062167264
.word 1055384860
.word -1103392919
.word -1086230730
.word -1088768598
.word -1085717025
.word -1092703853
.word -1087518508
.word -1094505294
.word -1089137427
.word -1120532074
.word 1039011275
.word -1095059595
.word -1084992702
.word -1098619933
.word -1083639004
.word 1056987373
.word 1022490082
.word -1091465724
.word 1057574509
.word -1096689007
.word -1104349986
.word 1064864162
.word -1085254036
.word -1112514868
.word 1063118236
.word 1057568025
.word -1085369128
.word -1088383176
.word -1087388104
.word 1019473070
.word 1057391214
.word 1062569529
.word -1090060453
.word 1040588034
.word -1085649984
.word 1053586973
.word 1040763984
.word -1103514382
.word 1054284344
.word -1088421851
.word -1097454853
.word 1010465629
.word -1084103735
.word -1084080781
.word 1055004481
.word -1092564044
.word 1063223340
.word 1059663131
.word 1009437053
.word 1058833930
.word -1099852117
.word 1045711641
.word 1063418666
.word 1040409012
.word -1097775037
.word 1047747199
.word 1058813470
.word -1088421293
.word -1082724185
.word -1096453257
.word 1064707786
.word -1085593648
.word -1084749075
.word 1050727010
.word -1101958715
.word 1061214592
.word 1042581728
.word -1088051683
.word -1102075866
.word 1059449452
.word -1098528731
.word 1042313524
.word 1053789599
.word 1047130836
.word 1064889301
.word 1049862680
.word -1113348555
.word 1063959689
.word -1097927155
.word -1102031732
.word -1089954654
.word 1057695456
.word 1063351880
.word -1089685496
.word 1012214508
.word -1089599008
.word -1094564282
.word -1146888239
.word 1053928943
.word -1089169765
.word 1062409750
.word -1098768917
.word 1059575306
.word 1059130444
.word -1087330811
.word -1087963089
.word 1043195251
.word 1064052303
.word 1051992247
.word 1063278586
.word -1090292782
.word -1088398697
.word -1086581584
.word 1048280378
.word -1084215153
.word -1094257659
.word 1011885356
.word -1123577871
.word -1093035517
.word 1021753465
.word 1048959908
.word 1064510686
.word 1064005105
.word 1057040162
.word 1034376718
.word 1050923756
.word 1047171104
.word -1118701853
.word -1114129971
.word -1110994531
.word 1057514493
.word -1090756830
.word 1056725401
.word -1097580155
.word 1047176778
.word 1060279566
.word 1063689843
.word 1064844874
.word -1088536598
.word -1089961341
.word -1083171359
.word 1063451848
.word 1056922600
.word 1064918787
.word -1102302604
.word 1060744018
.word -1125821916
.word -1083986230
.word -1092122572
.word -1090947991
.word -1089225433
.word 1061618703
.word 1053277685
.word -1088924150
.word -1084735719
.word -1083895063
.word 1029963625
.word 1045272046
.word 1056334694
.word -1112609010
.word 1057376202
.word -1084138799
.word -1107100041
.word -1083316990
.word 1047453695
.word -1085883962
.word 1064570154
.word -1084069879
.word -1090448114
.word -1089738461
.word 1062880631
.word 1064476148
.word -1087689805
.word 1061473312
.word 1062513771
.word -1086818322
.word 1061353755
.word 1051613023
.word 1051429696
.word 1056632517
.word -1089361596
.word -1097363524
.word 1065014969
.word 1059048869
.word 1057868974
.word -1095372371
.word 1049167335
.word 1065116897
.word -1086460835
.word 1057979279
.word -1088797863
.word -1084229752
.word -1124410693
.word 1064734905
.word 1057716630
.word -1106692893
.word 1032536506
.word -1105188948
.word -1113301772
.word 1062943777
.word 1041396263
.word 1053740761
.word -1103670427
.word 1061506595
.word -1103360256
.word -1095863642
.word 1046372556
.word -1104198514
.word 1040354746
.word -1088008341
.word -1110826475
.word 1050313670
.word 1064383027
.word 1023698376
.word -1089179316
.word -1082727482
.word 1063969696
.word 1055023305
.word -1087415912
.word -1093240012
.word 1058941707
.word 1063627605
.word 1047600450
.word 1015561787
.word 1064486362
.word -1082783307
.word -1122098141
.word -1082983738
.word 1060961132
.word 1058873139
.word -1088724921
.word 1062421453
.word 1064222595
.word -1104341906
.word -1093497400
.word 1057813381
.word -1117383274
.word -1089518059
.word -1086851664
.word 1063438762
.word -1095075469
.word -1084821251
.word 1049096184
.word 1053418887
.word -1098230366
.word -1084389426
.word -1090035038
.word -1103607851
.word 1058167888
.word -1085915989
.word 1048613692
.word -1101073737
.word 1035508024
.word -1096241900
.word 1052482083
.word -1085863150
.word 1059562465
.word -1084103266
.word -1088612938
.word -1083363259
.word 1038385206
.word 1033206008
.word 1061828538
.word 1061736922
.word -1082973202
.word 1050870393
.word 1060858224
.word 1061776802
.word -1106646470
.word 1060876463
.word 1064991011
.word 1065219141
.word -1096590235
.word 1064655799
.word 1057208183
.word 1037083771
.word 1059357974
.word -1104226259
.word 1048654923
.word -1086134696
.word 1060724713
.word 1063497236
.word -1085720968
.word -1088930735
.word 1062084885
.word -1082289425
.word 1056427702
.word 1061114463
.word -1085069043
.word 1057686188
.word -1101673974
.word -1096755133
.word 1064406591
.word -1110298229
.word -1083008501
.word -1089562184
.word 1054251759
.word 1048616744
.word 1058067169
.word 1040299911
.word -1129395501
.word 1051670153
.word -1097632067
.word 1039692580
.word 1055381925
.word 1057726636
.word -1088572479
.word -1123862686
.word -1093854960
.word 1032032772
.word -1087600371
.word 1064547288
.word -1099450826
.word 1023666826
.word -1092224090
.word -1087002942
.word 1021844704
.word 1047518170
.word -1097715573
.word -1085600083
.word -1092628591
.word -1082866413
.word 1058661764
.word 1047816978
.word 1043456260
.word 1054883691
.word 1053521274
.word 1054686039
.word -1123365611
.word -1082695769
.word 1063261962
.word -1116770576
.word 1050059357
.word 1045242239
.word 1062444758
.word 1049743896
.word -1143433210
.word 1060026345
.word -1105485607
.word 1027656974
.word -1099821776
.word -1084734577
.word 1040802526
.word -1089062062
.word 1032964689
.word 1050646269
.word -1095175396
.word 1061174419
.word 1033668759
.word 1063649720
.word 1053549847
.word -1090256562
.word -1102996788
.word -1089387742
.word -1088137946
.word -1111183487
.word -1085619186
.word 1062063068
.word -1100013694
.word -1083933589
.word 1060446719
.word -1085783026
.word -1105204711
.word -1089785240
.word 1058065828
.word -1086195719
.word -1088630866
.word -1086050811
.word 1058434742
.word -1097875199
.word -1091945527
.word 1034990474
.word -1088558332
.word 1039755064
.word -1092130034
.word -1088536878
.word -1097704092
.word 1038039838
.word -1088493104
.word -1098284771
.word -1086799897
.word -1105882930
.word -1087809405
.word 1063704147
.word 1046729753
.word 1059977791
.word 1064929767
.word 1057559964
.word -1089473053
.word 1052576338
.word -1125667888
.word -1114210070
.word 1060877328
.word -1090278252
.word -1084633373
.word 1059354664
.word 1039336656
.word -1083690453
.word 1061817884
.word -1086830332
.word 1049392348
.word 1062503181
.word 1060644730
.word -1085120680
.word -1084812211
.word 1059494558
.word 1052973825
.word 1051658665
.word -1159422238
.word -1101165940
.word 1059951128
.word -1086346629
.word -1085156046
.word 1058993349
.word 1056013650
.word 1054208054
.word -1082288518
.word -1090353919
.word 1060416712
.word 1060707137
.word -1088732661
.word -1084284732
.word -1087800130
.word -1101775365
.word -1098078640
.word 1050825735
.word 1051252996
.word -1082695394
.word -1087731824
.word 1039329634
.word 1047432495
.word -1106347698
.word -1083197251
.word -1089596538
.word -1088674982
.word -1094846787
.word -1091826160
.word 1021533982
.word -1099472080
.word -1082285286
.word 1038743984
.word -1083397392
.word 1047764080
.word -1088581915
.word 1045321026
.word -1088843016
.word 1065057768
.word 1040234461
.word -1083929803
.word 1057192655
.word 1047187970
.word 1054380828
.word 1041926869
.word 1055211169
.word 1052494052
.word -1088744984
.word 1049411674
.word -1084456109
.word -1086634970
.word 1043286953
.word 1048603968
.word -1088676666
.word -1088180336
.word -1086953921
.word -1089850771
.word -1082761904
.word 1061982002
.word 1058954093
.word -1088776464
.word -1086310638
.word -1092788390
.word -1089159729
.word 1040839150
.word 1051322896
.word -1104081223
.word -1092688041
.word -1087342660
.word 1054140678
.word -1096103294
.word 1049560614
.word -1121909913
.word 1007393599
.word -1084584852
.word 1057400928
.word -1091235314
.word -1089095657
.word 1059972109
.word 1024886158
.word -1088567173
.word -1083592677
.word -1100837113
.word -1091259858
.word -1107137233
.word 1063091482
.word 1062298361
.word 1055151783
.word -1088481694
.word -1089105324
.word 1060633991
.word -1095960361
.word 1002076311
.word -1089738123
.word 1037053895
.word -1085561394
.word -1098971836
.word -1108928425
.word -1095541956
.word -1083625846
.word 1051780555
.word -1089691814
.word 1060517598
.word 1049695675
.word 1025812373
.word 1049221217
.word 1053883164
.word -1097009428
.word 1064303450
.word 1065221588
.word 1059974975
.word 1059658391
.word 1063730096
.word -1083148606
.word -1101511839
.word 1053661318
.word -1122444415
.word -1101649508
.word -1091057414
.word -1084464839
.word 1062786410
.word 1049849400
.word 1053886095
.word -1086814420
.word 1059033325
.word 1057694346
.word -1095081599
.word -1083919964
.word -1086198145
.word -1090092613
.word -1082368424
.word -1089318613
.word 1064190830
.word -1098140480
.word 1065056845
.word 1050182212
.word 1064051775
.word 1063963975
.word 1062785706
.word 1032024728
.word 1049574855
.word 1058507426
.word 1052120374
.word 1062665820
.word 1046540905
.word -1103973099
.word 1060465507
.word -1100614701
.word 1059938075
.word -1083727173
.word -1088378955
.word 1049035042
.word 1039771628
.word -1087081694
.word 1048094500
.word -1096915402
.word -1091196019
.word -1086819055
.word -1091847186
.word 1061564496
.word 1055354046
.word -1096659766
.word 1042070794
.word -1101621624
.word 1060076922
.word -1090374497
.word 1058610613
.word 1053313130
.word 1064756702
.word 1051470986
.word -1122588563
.word -1087687841
.word 1043181906
.word -1092501251
.word 1052010614
.word 1050271074
.word 1055762981
.word 1051687598
.word -1085955156
.word 1057367058
.word 1064023172
.word 1051113864
.word 1065348665
.word -1109550786
.word -1087105496
.word -1086084468
.word 1042098524
.word 1053635230
.word 1024755268
.word 1058686962
.word -1149109409
.word 1050149079
.word 1058037987
.word 1062831600
.word 1060311350
.word -1090228479
.word 1056585337
.word -1084424430
.word 1024501206
.word 1051799264
.word 1064753772
.word 1052095854
.word 1062103699
.word 1059905427
.word 1035139716
.word -1088919838
.word 1061465051
.word 1054429019
.word -1096960691
.word 1062034070
.word -1095614247
.word -1083991677
.word -1088954111
.word -1087676540
.word 1061302237
.word 1057232088
.word -1095227114
.word 1058108410
.word 1061013018
.word 1048921063
.word 1064643017
.word -1087749176
.word 1061481532
.word -1112382846
.word -1095127335
.word -1093490628
.word 1060325881
.word 1058528601
.word 1060535502
.word 1054067646
.word -1084344986
.word -1087089454
.word 1056867229
.word -1155939501
.word 1060155674
.word -1084642548
.word 1050765226
.word 1060473129
.word 1054885813
.word 1061968238
.word 1051288979
.word 1058324565
.word 1055278686
.word -1091769344
.word 1058772050
.word 1035467605
.word -1086109521
.word 1063601656
.word -1086286917
.word -1111776631
.word -1083703400
.word 1047184429
.word 1053647696
.word -1087163613
.word 1064512632
.word 1055050863
.word -1084871787
.word 1064689851
.word -1089031925
.word -1085034960
.word 1052229528
.word 1064736088
.word -1083254636
.word -1085652335
.word 1053678988
.word -1113760868
.word 1060790319
.word -1098597192
.word -1099643193
.word -1123249707
.word -1090508020
.word 1046108419
.word -1085382485
.word -1095661553
.word 1058528201
.word -1084240873
.word 1053505021
.word -1083812199
.word 1059407798
.word 1060723789
.word 1057062443
.word -1088961963
.word 1044620531
.word 1051250284
.word 1059275629
.word 1047132651
.word 1051950404
.word 1056818500
.word 1025191880
.word -1089534505
.word -1120019688
.word -1087165575
.word -1086698842
.word -1103210871
.word 1064839116
.word -1121817156
.word 1065254622
.word -1110155038
.word -1107643323
.word -1082919511
.word -1096890572
.word 1053269766
.word 1060288339
.word -1089396902
.word -1085356159
.word 1050101363
.word 1052062689
.word -1122654519
.word -1092743355
.word -1108990801
.word -1086989741
.word -1086321572
.word -1093138923
.word -1111365402
.word -1101785656
.word -1086956453
.word -1086108223
.word 1059795011
.word 1063252907
.word 1060893083
.word 1033042982
.word -1088008453
.word 1060490796
.word -1085638669
.word -1088689463
.word 1042412437
.word 1049375841
.word 1037028131
.word -1095821364
.word 1052224766
.word 1054145733
.word 1061331216
.word 1042830372
.word 1057968689
.word 1045831524
.word -1098380131
.word 1042899123
.word 1058827473
.word -1088401244
.word -1108408345
.word -1087219003
.word 1029658318
.word 1054956015
.word 1045375688
.word -1094904223
.word 1063707112
.word 1048778211
.word -1087604845
.word 1037979600
.word -1082783184
.word -1098746492
.word 1057868865
.word 1038274934
.word -1089051949
.word 1061775006
.word 1044015453
.word 1053570104
.word 1054660224
.word 1058424580
.word -1088101910
.word 1044377004
.word 1057245477
.word -1098060367
.word -1083243207
.word -1086027621
.word 996319736
.word -1089078139
.word 1055741517
.word 1059758638
.word -1094089033
.word -1098566850
.word -1097270215
.word -1099149346
.word 1064862888
.word -1090998579
.word -1091976265
.word -1098430838
.word -1092445618
.word 1030740281
.word 1064611147
.word 1059511771
.word 1059776562
.word -1103701586
.word 1061066043
.word -1111151540
.word -1089870979
.word -1084737030
.word 1038060197
.word -1084441402
.word -1091225183
.word 1059413509
.word 1051782773
.word 1064188961
.word -1102563492
.word 1064144265
.word 1029246700
.word -1089894201
.word 1034354292
.word -1090034352
.word -1113282835
.word 1060692311
.word -1108615200
.word 1053326702
.word 1058795046
.word -1086720526
.word -1083404300
.word -1093056733
.word -1083264587
.word -1087500753
.word 1053561975
.word -1094010627
.word 1063860333
.word 1062512164
.word 1056484412
.word -1088256229
.word 1057943426
.word 1042089625
.word -1093243743
.word -1082761047
.word 1056942290
.word 1061540687
.word 1056525237
.word -1087492162
.word -1082405751
.word 1034183932
.word -1109552980
.word 1049321838
.word 1059500834
.word -1085406792
.word 1061629958
.word 1063156988
.word -1101339399
.word -1097582723
.word -1099016621
.word -1098105449
.word -1098144768
.word -1084617163
.word 1061627592
.word 1058818935
.word -1085050894
.word -1163852103
.word -1098876774
.word -1123500081
.word 1058019530
.word 1060074418
.word 1063838617
.word -1087385197
.word 1060320369
.word -1082539837
.word 1038344991
.word 1023428087
.word -1103218225
.word -1089043946
.word -1089355291
.word -1092743348
.word 1061070158
.word 1062203881
.word -1084882966
.word 1053917052
.word 1052426214
.word -1090074504
.word -1111335655
.word -1086980480
.word -1102327827
.word 1048569514
.word 1061984316
.word -1082564434
.word -1082752645
.word -1116783643
.word 1032511224
.word 1058977699
.word 1058653950
.word -1096380189
.word 1006150806
.word -1106746392
.word -1096813576
.word -1113967264
.word 1061406403
.word 1045709806
.word -1082706225
.word 1057406626
.word 1052464286
.word -1083812957
.word 1050280783
.word 1049651319
.word -1091712946
.word -1085592511
.word -1095928647
.word 1059096311
.word -1088437711
.word -1090456829
.word 1051569186
.word -1083457522
.word -1086268847
.word -1089492440
.word 1046323230
.word -1102826726
.word 1058863440
.word 1039701678
.word -1091286103
.word 1058748830
.word 1064890324
.word 998857678
.word 1061779276
.word 1060604996
.word -1089222214
.word 1051478739
.word -1084854430
.word -1087048496
.word 1059570971
.word -1085494968
.word 1062080849
.word 1053792745
.word 1056465502
.word 1024526952
.word 1061574129
.word 1053494455
.word 1054295848
.word -1089771921
.word -1085836716
.word -1106991944
.word 1047158816
.word 1059808429
.word -1105017602
.word -1104147002
.word 1059902432
.word -1102164427
.word -1103209683
.word 1048185070
.word 1050598937
.word -1115019096
.word 1041066776
.word 1049223361
.word 1039713578
.word 1043115335
.word 1058325452
.word 1056948117
.word -1086462772
.word -1096858812
.word -1098448041
.word 1043911087
.word -1085472680
.word -1082970904
.word 1040856838
.word 1046117446
.word -1087424630
.word -1098750033
.word -1098554620
.word -1086197136
.word -1106670474
.word -1087169039
.word 1040925633
.word 1052108360
.word -1086951855
.word -1086660364
.word 1051028830
.word -1086855492
.word 1062127119
.word 1049895899
.word -1089533579
.word -1088978694
.word -1083892829
.word -1095384536
.word -1106141104
.word -1087969739
.word 1044059210
.word -1102699832
.word -1089846617
.word -1097198807
.word 1039460608
.word 1063605162
.word -1093409964
.word -1101656338
.word 1062133581
.word 1034051347
.word 1050750561
.word 1057008092
.word -1119733156
.word -1093635205
.word 1061949406
.word 1063715680
.word -1085765601
.word -1088980417
.word 1059115299
.word -1092040738
.word -1089028897
.word 1048605854
.word -1089138164
.word -1105920808
.word -1088268589
.word 1059782087
.word 1063235201
.word 1054480568
.word -1085829071
.word -1098397278
.word 1061687909
.word 1050403428
.word 1045964650
.word 1049616939
.word 1032823049
.word 1051674329
.word -1115865681
.word 1043686943
.word 1061187319
.word -1097932111
.word 1060998846
.word -1095479608
.word -1086723385
.word -1089414768
.word -1085831215
.word -1085755561
.word 1057679523
.word -1085309544
.word -1087269174
.word 1063991963
.word -1094924165
.word 1032200361
.word -1092582160
.word -1083406589
.word 1063898913
.word -1082773896
.word 1060905381
.word -1091723553
.word -1083872667
.word 1051926630
.word 1059424330
.word -1110064000
.word 1051841487
.word -1098439637
.word 1051720795
.word 1062429745
.word 1032293585
.word 1063991995
.word -1082144520
.word -1083725052
.word 1048348704
.word 1039976262
.word -1097419032
.word -1105614711
.word 1063745614
.word 1057261921
.word 1059673682
.word -1085749664
.word -1082388276
.word 1047884476
.word -1090547541
.word 986265643
.word -1085184631
.word 1046645970
.word 1038770365
.word -1086867465
.word -1086779352
.word -1082751216
.word 1046166265
.word -1100493384
.word 1057582113
.word 1038408444
.word 1059608372
.word -1099582052
.word 1036580567
.word -1104048290
.word 1054106162
.word 1041704381
.word -1088015548
.word 1063806313
.word -1090650001
.word -1111214306
.word -1087153226
.word 1047774045
.word 1064457581
.word 1041431489
.word 1032014562
.word 1052866734
.word -1093409619
.word -1084834399
.word 1017802253
.word 1056183215
.word 1062851868
.word 1032704137
.word 1062698871
.word -1098848020
.word 1057169553
.word 1062467343
.word -1093901312
.word 1065340129
.word -1147630464
.word 1049575612
.word -1087446702
.word 1065154051
.word 1004825654
.word -1093555660
.word -1102879674
.word -1105312140
.word 1050446142
.word -1083425206
.word -1115743611
.word -1090477217
.word 1052218351
.word 1059955503
.word -1083133337
.word 1058115222
.word 1064578704
.word -1091305227
.word 1013389424
.word 1060693553
.word -1107033621
.word -1089110621
.word -1098761398
.word -1094190925
.word -1119171327
.word -1090976842
.word -1108938006
.word -1088694293
.word -1105897451
.word 1061458043
.word 1061850796
.word 1017820065
.word -1090111505
.word -1102252384
.word -1084887806
.word -1100734728
.word 1031591888
.word 1047464254
.word -1089781348
.word -1088368738
.word -1086734058
.word -1098105547
.word 1050942504
.word -1089563390
.word 1048962997
.word 1060263301
.word 1045254566
.word -1094022729
.word 1017178382
.word -1117628943
.word -1088940671
.word -1085215214
.word -1083834467
.word 1063324949
.word 1064508758
.word -1099204347
.word 1057450476
.word 1045326994
.word -1087974193
.word 1058576285
.word -1087839504
.word -1101343522
.word -1088341522
.word -1117106773
.word 1059402187
.word -1092087144
.word -1089155825
.word 1059190655
.word 1065209033
.word 1060343377
.word -1084159850
.word -1097089667
.word 1036417160
.word -1091670535
.word 1062251244
.word -1089967894
.word 1064523585
.word 1050119776
.word -1102371106
.word 1042472391
.word 1037525850
.word -1091106037
.word 1056755010
.word 1049987255
.word 1049707809
.word 995375065
.word 1061424634
.word -1113964510
.word -1087502080
.word 1057772934
.word -1082196722
.word 1061708673
.word 1053492033
.word 1062814601
.word 1061159747
.word 1060826491
.word -1129001884
.word -1090934510
.word -1093754956
.word -1114770445
.word 1064464350
.word -1086627609
.word 1045098142
.word -1096242981
.word -1088148098
.word 1044299275
.word -1114141497
.word -1096087523
.word -1102821701
.word -1088294825
.word -1082145279
.word -1087532867
.word 1049912410
.word 1060254314
.word 1064778853
.word -1102018180
.word -1102572834
.word 1061108239
.word 1060347754
.word -1090574026
.word 1049888653
.word 1049263648
.word -1106804370
.word 1053124158
.word -1098391855
.word 1050460253
.word -1084482759
.word -1130217539
.word 1047473557
.word 1054493467
.word -1090336144
.word -1088841294
.word -1082594878
.word 1057496078
.word -1117861526
.word -1084473640
.word 1033039151
.word -1082252466
.word 1058427408
.word -1086993808
.word -1086955000
.word 980248248
.word 1051046913
.word -1105752595
.word 1054354660
.word -1090315658
.word -1087968358
.word -1114009467
.word 1060147674
.word 1005062988
.word 1058848394
.word -1103412739
.word -1091233614
.word 1059146959
.word -1102149402
.word 1055994226
.word 1060416757
.word 1057036693
.word -1099213476
.word -1127137222
.word 1048214063
.word -1088491468
.word 1040545337
.word -1121615509
.word 1057529975
.word 1058127683
.word -1129663063
.word -1095738288
.word 1060283033
.word 1046813774
.word 1034413820
.word -1094593720
.word 1049087053
.word -1087924376
.word -1082804113
.word -1090104539
.word -1096532892
.word 1040732706
.word 1045550714
.word 1061683975
.word 1052181329
.word -1097372823
.word -1089996396
.word -1083325633
.word -1090762712
.word 1044234010
.word 1023218683
.word 1036038301
.word -1100710583
.word -1086677143
.word 1061136185
.word 1058683012
.word 1064340351
.word -1088814860
.word -1103691562
.word 1062211194
.word -1084407157
.word 1055234526
.word 1054400044
.word 1063405757
.word -1107713790
.word -1120768916
.word -1085089243
.word -1085899507
.word -1088486487
.word 1057508113
.word -1085434787
.word 1063632882
.word 1054703552
.word -1127676593
.word -1085111380
.word -1082263307
.word -1084995639
.word 1040243883
.word 1049495815
.word 1059044802
.word -1101727740
.word -1087724543
.word 1054272135
.word -1105832665
.word 1060361924
.word 1062034892
.word 1042638819
.word 1065149080
.word -1084046781
.word -1088698410
.word -1107200252
.word 1043090550
.word -1090232813
.word -1086051325
.word -1085022413
.word -1105679484
.word -1088106773
.word 1061471548
.word 1062254100
.word -1088035385
.word -1091165203
.word 1065081581
.word -1087130741
.word 1034113073
.word 1063741661
.word 1065025836
.word 1045719631
.word -1089901952
.word -1084051870
.word -1088392613
.word 1049579881
.word -1090870267
.word 1053679124
.word -1089399360
.word -1110785682
.word 1055585244
.word 1063570370
.word 1057666267
.word -1084542818
.word -1122941234
.word -1084336107
.word 1041904656
.word 1058837808
.word 1057382551
.word 1057895286
.word -1086767205
.word -1104806073
.word 1058682682
.word 1063729155
.word 1051231847
.word -1085377351
.word -1087636930
.word -1087041746
.word 1056123556
.word -1094557762
.word 1053774702
.word 1051337656
.word 1053415679
.word -1122635528
.word 1063749409
.word -1095330823
.word -1088454870
.word 1058173244
.word 1061983691
.word -1090387889
.word -1089959004
.word -1084068068
.word -1148506776
.word 1059439870
.word 1055498599
.word -1086054587
.word -1088419844
.word 1051645824
.word -1095198217
.word -1100256529
.word -1087721264
.word 1062220620
.word 1038915367
.word -1100829625
.word 1022593793
.word 1004518978
.word 1010617693
.word 1063473999
.word 1061867115
.word 1054118279
.word -1088837926
.word 1064503553
.word -1090071076
.word 1064459202
.word -1094117044
.word 1013794608
.word -1088010543
.word 1060735725
.word 1008130677
.word -1091805155
.word 1046408645
.word 1062772061
.word -1102081698
.word 1050729442
.word -1086138461
.word 1029205688
.word -1082357956
.word -1088916010
.word -1092865595
.word 1041867664
.word 1060970930
.word -1088745570
.word -1088875272
.word 1052796897
.word -1096523843
.word 1063713142
.word 1055732710
.word -1086498491
.word 1045957448
.word -1089861200
.word 1053787609
.word -1084196283
.word -1112220231
.word 1022770257
.word -1087868994
.word 1042486652
.word 1049873196
.word 1049397699
.word 1059424402
.word 1054667204
.word -1082431664
.word -1085866964
.word -1107313032
.word 1057015022
.word 1062416991
.word -1084490014
.word -1083894767
.word 1061071215
.word 1054121324
.word 1051523191
.word -1088631620
.word 1053323136
.word 1058205831
.word -1094174977
.word 1059808236
.word -1086093086
.word -1083826205
.word -1082635465
.word -1098338988
.word 1045120330
.word -1095357475
.word 1061785969
.word 1059565412
.word -1098362476
.word -1087741109
.word 1031600619
.word -1097122302
.word 1062117214
.word -1084404899
.word 1060518172
.word 1049178963
.word -1088104140
.word -1086766222
.word 1063470104
.word -1096611850
.word -1082389488
.word -1107548786
.word 1049075034
.word 1048860470
.word -1086702844
.word -1100662828
.word 1060042593
.word -1082301367
.word 1050006905
.word -1083370485
.word -1085462762
.word -1095962991
.word 1052138388
.word 1064927400
.word 1055492384
.word 1059719294
.word -1083623718
.word -1091052640
.word -1107059054
.word -1085974439
.word 1050926603
.word 1048563818
.word 1014709704
.word 1060258856
.word -1093950994
.word 1059822332
.word -1087529469
.word 1044559127
.word 1051664212
.word -1095525662
.word 1018360939
.word 1054855166
.word 1059648306
.word 1063732181
.word 1062922026
.word 1064459093
.word 1051446279
.word 1062640977
.word -1110290171
.word -1087128325
.word 1053932103
.word -1087927237
.word 1063450288
.word -1102224589
.word -1091818111
.word 1049000859
.word 1063130326
.word -1114830594
.word -1087037969
.word -1098983372
.word -1102406042
.word -1099327373
.word -1099303134
.word 1056623967
.word -1111863566
.word -1094623453
.word 1025377367
.word -1091513528
.word 1062038097
.word -1093595311
.word 1051769409
.word -1092751890
.word 1008451205
.word -1092468950
.word -1085185992
.word 1062304932
.word 1064210944
.word 1062308064
.word 1061795468
.word 1063373709
.word 1033476317
.word 1048903909
.word -1087905369
.word 1034474060
.word 1065021221
.word -1085509044
.word 1056831049
.word -1086705361
.word -1082133123
.word 1059077512
.word -1089494640
.word 1046270845
.word 1039727267
.word 1042661259
.word -1095876919
.word 1057330223
.word 1059569244
.word -1103540373
.word 1064292862
.word 1057363061
.word 1061406277
.word 1053095834
.word -1086423854
.word 1060650930
.word 1052466017
.word -1086824649
.word 1039739380
.word -1095367590
.word 1052918631
.word -1088945028
.word -1092744015
.word -1086043490
.word -1094631300
.word -1082874692
.word 1050576602
.word -1088610335
.word 1016174226
.word 1052364884
.word -1097310011
.word 1021427073
.word -1082762172
.word 1055383073
.word -1096978766
.word 1064208648
.word 1059306577
.word 1006642562
.word -1119942053
.word -1106665929
.word 1063596887
.word -1089885108
.word 1059714836
.word -1084040910
.word -1110985506
.word -1092874839
.word -1092520970
.word -1160981838
.word 1064231040
.word -1089500589
.word -1102151815
.word 1055817703
.word 1032824862
.word 1062997656
.word -1090085317
.word -1082253341
.word -1112708434
.word -1093817884
.word -1084041865
.word -1091181592
.word 1054708343
.word 1043116801
.word -1092082773
.word 1051604297
.word -1082583878
.word 1030062897
.word -1103550724
.word -1087333903
.word -1092936793
.word 1061525347
.word 1051238033
.word 1058190747
.word 1049606520
.word -1098401837
.word -1104508677
.word -1116030388
.word 1055568500
.word 1045185387
.word 1060015028
.word 1052160887
.word 1061275828
.word 1061381856
.word -1083974539
.word -1096466481
.word 1061988477
.word -1082861860
.word 1060706866
.word 1064412031
.word -1101116049
.word -1092972088
.word 1062578211
.word 1060719236
.word 1061687250
.word 1064145933
.word -1091589580
.word 1061302941
.word 1058470076
.word 1064163337
.word 1062495101
.word 1036123985
.word 1057885424
.word -1090288517
.word -1100800239
.word 1056959747
.word -1128073863
.word 1057964843
.word -1090354420
.word -1092396503
.word 1059955556
.word -1082403797
.word -1097384274
.word -1087352011
.word 1060810950
.word 1063498979
.word 1064149912
.word -1092888367
.word -1085644106
.word 1064182517
.word -1085536700
.word -1082461950
.word 1025026591
.word -1097537686
.word -1097100603
.word 1042588148
.word -1086960904
.word 1053300029
.word 1065037845
.word -1087508553
.word 1044083273
.word 1059732895
.word -1087017488
.word 1048729510
.word 1030467269
.word -1086765750
.word -1086613023
.word 1056997886
.word 1063339929
.word 1062431826
.word 1064025819
.word 1050641779
.word -1085683405
.word -1100706313
.word 1062847754
.word -1095042811
.word 1064663806
.word -1121152150
.word -1105359468
.word -1100946351
.word -1091556645
.word -1090127310
.word -1097640554
.word -1083584464
.word 1053718691
.word 1060753726
.word 1061052379
.word -1094458990
.word -1097325941
.word -1091187039
.word 1026099835
.word -1094001862
.word -1114395324
.word 1065001542
.word -1086053149
.word -1095744709
.word 1064402819
.word -1100957135
.word 1038898041
.word -1095797973
.word 1064119427
.word -1090984324
.word 1033100958
.word -1089326700
.word -1112603646
.word 1052608670
.word -1089612945
.word 1063673581
.word -1103036440
.word -1089711518
.word 1030041720
.word -1104829943
.word -1089976430
.word 1058394111
.word -1094717499
.word -1104326424
.word -1091402677
.word 1064384626
.word -1090252827
.word -1087056852
.word -1096536265
.word -1093927834
.word 1060886697
.word 1055273440
.word 1038055937
.word -1097730206
.word 1034873928
.word 1031213308
.word -1083073633
.word 1032526062
.word 1036509474
.word -1084299248
.word -1105408961
.word -1090184509
.word -1088277265
.word -1086030275
.word -1083710807
.word -1084792136
.word -1098175980
.word 1049657176
.word -1112341217
.word 1031927512
.word 1050890101
.word -1084394557
.word -1093808688
.word 1059272435
.word -1087757878
.word -1084290440
.word -1083909276
.word 1055031740
.word -1092938280
.word -1086489381
.word 1061799054
.word -1089826508
.word 1057125443
.word -1091822307
.word 1059727345
.word 1063346077
.word -1112910782
.word 1064561785
.word 1044094903
.word -1103824758
.word 1062869284
.word -1095150352
.word 1052173337
.word 1065058992
.word -1087318656
.word 1043789907
.word -1113277055
.word 1064879891
.word 1063259707
.word 1042592844
.word -1095218279
.word 1016215888
.word 1017564235
.word 1054076690
.word -1087565602
.word -1109162812
.word -1094485435
.word -1091864460
.word 1050539701
.word 1051091283
.word 1052441513
.word 1060866035
.word -1089519821
.word 1062807551
.word -1103233063
.word 1065303760
.word -1083261974
.word -1109803138
.word -1114804897
.word 1064002466
.word 1041006854
.word -1087758899
.word -1082367715
.word -1114417258
.word -1088801043
.word -1093908725
.word -1089158122
.word -1115670351
.word -1122455778
.word -1087351357
.word 1060386841
.word -1091168401
.word 1058902554
.word -1083133271
.word -1082910854
.word -1097219448
.word -1085160075
.word 1059608037
.word -1119031277
.word 1059121987
.word 1060605479
.word -1123994261
.word -1092346878
.word 1057324914
.word -1091205594
.word 1060237438
.word -1122661080
.word 1020391051
.word -1136214123
.word -1085190281
.word 1052783982
.word 1064418717
.word -1086876372
.word -1107867923
.word 1065273112
.word -1091832829
.word 1063751865
.word 1062119757
.word -1084765077
.word -1083420463
.word -1106940912
.word 1061337154
.word 1065125379
.word -1082814635
.word -1102038571
.word -1091377361
.word -1084272381
.word 1056494650
.word -1090259718
.word -1082993768
.word 1057126666
.word 1061713069
.word -1204225934
.word -1087754229
.word 1063969260
.word -1085082457
.word -1091798881
.word -1087709957
.word -1140402677
.word 1062427376
.word -1093996015
.word 1015296982
.word -1083124454
.word -1090166769
.word -1099597055
.word -1095399665
.word 1054637682
.word -1089555750
.word -1095313389
.word -1083942783
.word -1113667543
.word 1060601498
.word -1083750205
.word 1064454880
.word -1088588638
.word 1064754074
.word 1028608292
.word 1060665689
.word -1082275994
.word 1059437622
.word -1093864249
.word -1084081084
.word -1085619078
.word 1060502378
.word -1084801935
.word 1055634583
.word -1084902509
.word -1096243455
.word -1106299474
.word -1086156369
.word -1089733935
.word -1088871978
.word 1048186679
.word 1034375509
.word -1082491631
.word -1093029793
.word -1091530073
.word 1062792948
.word 1028802734
.word -1089752958
.word -1106924860
.word -1087933669
.word 1026004980
.word 1058189364
.word 1060421491
.word 1058427720
.word 1047748554
.word 1062809043
.word -1096593343
.word -1087845696
.word 1050985779
.word -1088912131
.word -1108757916
.word 1065334719
.word -1088576362
.word -1094403554
.word 1042332435
.word 1056952711
.word -1088378206
.word 1043169774
.word 1038159227
.word -1090779709
.word -1091760065
.word 1062424521
.word -1126289507
.word 1056893740
.word 1062196891
.word -1102755079
.word 1049848751
.word 1021832429
.word 1061852809
.word 1052438144
.word -1089396266
.word 1063935718
.word 1059887394
.word 1057062724
.word 1057121456
.word -1119647928
.word 1053934765
.word -1085134051
.word -1089422185
.word 1062166433
.word -1092233536
.word -1084978345
.word -1087824787
.word -1083972637
.word 1040558270
.word 1064088217
.word 1058427834
.word 1060782298
.word -1100640934
.word -1103405014
.word 1050540485
.word 1064869831
.word 1018975751
.word 1031362006
.word -1114512905
.word 1057800662
.word -1088841055
.word -1119171747
.word -1089434067
.word 1060770909
.word -1102407245
.word -1082408556
.word -1083718992
.word 1055397248
.word 1061872026
.word -1084800923
.word 1036554650
.word -1090411381
.word -1106067442
.word -1092154754
.word -1095345627
.word -1092841774
.word -1088958725
.word -1101423886
.word -1094612502
.word 1057240774
.word -1089274645
.word -1087115445
.word 1044579987
.word 1060235528
.word 1043710507
.word -1163499788
.word -1086054445
.word -1085991502
.word -1101665478
.word 1033181577
.word -1091610227
.word -1094920043
.word -1088693562
.word -1089993412
.word 1054009152
.word -1093628902
.word 1064051411
.word -1126231119
.word 1061679864
.word 1063008966
.word -1087100905
.word -1097711421
.word -1091629546
.word -1086881458
.word 1035078762
.word -1097889879
.word 1061560662
.word -1106299257
.word 1058234310
.word -1084011366
.word 1050733099
.word 1059869066
.word 1057306850
.word 1058329398
.word 1060852023
.word 1059860079
.word -1118111768
.word -1084134086
.word 1043284501
.word -1094644850
.word -1091257130
.word 1055575551
.word 1062615586
.word -1114857778
.word -1097196351
.word -1087959458
.word 1058720029
.word 1061859713
.word 1034019974
.word 1062209954
.word 1041113095
.word 1060477954
.word 1046997926
.word 1061953952
.word -1104798062
.word -1124972771
.word 1046444768
.word 1055046819
.word -1091169251
.word 1063230301
.word -1084344730
.word -1092683644
.word 1030832457
.word 1062486569
.word 1058878276
.word -1119093013
.word -1085433485
.word -1090679837
.word -1107173005
.word -1114473259
.word -1088827633
.word 1054783353
.word -1083947977
.word 1057220620
.word 1056136658
.word -1086885958
.word -1084125288
.word 1060965346
.word -1099277672
.word -1086318546
.word 1050371042
.word -1088795996
.word -1093862868
.word -1097229834
.word -1090207782
.word 1054883045
.word -1085205867
.word -1085244406
.word -1083999949
.word 1055267321
.word -1100123039
.word 1058470786
.word 1062286759
.word 1057277436
.word -1093671590
.word -1085115083
.word 1029210310
.word 1057005051
.word -1085553581
.word 1030795227
.word -1082788921
.word 1024869701
.word 1060706243
.word 1031330771
.word 1051508011
.word 1062176996
.word -1088224859
.word 1049823264
.word -1087968936
.word -1083579877
.word 1059350098
.word -1102419134
.word -1098530050
.word 1060260496
.word -1103681831
.word -1094271513
.word -1116517930
.word -1088195104
.word 1062080917
.word 1046611497
.word 1049036121
.word -1101304425
.word -1098315738
.word -1098303354
.word -1082839669
.word 1060465593
.word 1051487333
.word -1082369625
.word -1084092470
.word 1057976294
.word -1087281578
.word 1064974371
.word 1033474235
.word 1063954312
.word 1064374446
.word 1055425993
.word 1043612384
.word 1037265462
.word 1064287993
.word -1084308801
.word -1109783950
.word 1060054618
.word 1059812965
.word -1088491392
.word 1064331063
.word -1088971763
.word 1058989729
.word 1027284543
.word 1060969799
.word -1086306434
.word 1060046066
.word 1042121847
.word -1098717337
.word -1085925895
.word -1087704596
.word 1063468161
.word -1087761568
.word 1057169233
.word -1128268441
.word 1064394875
.word -1093652437
.word -1106264149
.word -1116698102
.word 1054265855
.word 1057529575
.word 1038009984
.word -1087232709
.word 1056344709
.word 1057151928
.word 1040932649
.word -1091125753
.word 1061285528
.word 1064642670
.word -1083661460
.word -1094020762
.word 1028267234
.word 1050037954
.word 1053187062
.word 1035872060
.word 1053854202
.word -1085687550
.word -1082662786
.word -1093555137
.word 1061579621
.word -1101072703
.word -1094881033
.word -1089328264
.word 1062737154
.word 1059793590
.word 985088385
.word -1111826165
.word -1122385793
.word 1060706059
.word 1052602524
.word 1063041993
.word 1061150954
.word 1061041342
.word -1090659508
.word -1110390309
.word -1105448287
.word 1031077327
.word -1092649850
.word 1057300604
.word 1047972409
.word 1064857562
.word -1094665790
.word 1058880956
.word 1051486308
.word 1052824059
.word 997529765
.word -1093356891
.word 1051279159
.word -1097993274
.word 1063021331
.word -1143542257
.word 1062171847
.word -1137038186
.word -1102820121
.word -1085335682
.word 1062218897
.word 1056058149
.word 1043888279
.word -1098485514
.word 1045969016
.word -1084101509
.word -1089250864
.word 1037761750
.word 1064759157
.word 1060960823
.word 1060112841
.word -1100307370
.word -1095403404
.word -1093185853
.word 1060062328
.word -1088705747
.word 1043386353
.word 1058160741
.word -1102111494
.word 1044082104
.word -1093015831
.word -1103474015
.word 1061967459
.word -1086831416
.word -1094665756
.word 1036881705
.word -1087588306
.word -1090033324
.word 1056308401
.word 1054699596
.word 1063464768
.word 1058612830
.word -1098905468
.word -1086440314
.word 1064282660
.word -1084355367
.word 1062879184
.word -1092989361
.word 1061894402
.word 1062941708
.word 1060893112
.word 999562574
.word -1084072249
.word -1112858300
.word -1086568724
.word -1086983626
.word 1062971696
.word -1088403928
.word -1084677181
.word 1016346775
.word -1123043086
.word -1083911563
.word -1114909242
.word -1089848065
.word -1089551659
.word 1049212522
.word 1057054601
.word -1119986329
.word -1090020926
.word -1106393952
.word 1065227908
.word 1064926831
.word 1064352449
.word 1059449067
.word -1093514229
.word 1062067092
.word -1085907032
.word 1043760696
.word -1095159631
.word -1084880327
.word 1062103628
.word -1086187459
.word 1060628920
.word -1101381516
.word -1117336668
.word 1026059442
.word -1089973825
.word -1121192099
.word 1061484928
.word 1048695327
.word -1086406421
.word -1083965201
.word -1106246429
.word 1050861965
.word -1090605757
.word -1094427835
.word -1091566493
.word -1097581205
.word -1112912520
.word 1009747177
.word -1089382307
.word 1064117855
.word -1088838723
.word -1111715247
.word 1063500715
.word -1114538146
.word -1103422416
.word 1047108669
.word 1062853671
.word 1059532123
.word -1082353965
.word -1084282698
.word -1085070906
.word -1090846555
.word 1048194707
.word -1083408945
.word 1059826237
.word 1062827213
.word -1100563968
.word 1055658522
.word 1059589175
.word -1093324077
.word 1045598408
.word -1104711954
.word -1115076865
.word -1096707769
.word -1111284469
.word -1094612892
.word 1063007306
.word -1087673239
.word 1058559431
.word -1093013414
.word -1121580804
.word 1040520836
.word -1105199493
.word 1065302828
.word -1083999911
.word -1083377875
.word -1086257659
.word 1060563175
.word -1096966527
.word 1057573190
.word -1091762409
.word 1059014824
.word -1101217400
.word -1108622998
.word 1040400000
.word -1089575093
.word 1064041460
.word -1097626755
.word -1103937189
.word 1031714569
.word -1091563828
.word 1064953659
.word 1055906605
.word 1059974351
.word -1115323238
.word 1063218163
.word -1083510859
.word 1049298625
.word 1049094143
.word 1057672447
.word -1129654218
.word 1065072575
.word -1090147179
.word 1062565240
.word 1054090256
.word 1058450673
.word 1050870093
.word 1063179603
.word -1093112052
.word -1102250676
.word -1085986080
.word -1084175003
.word -1086947620
.word 1059442712
.word 1058535764
.word 1040266027
.word -1102959533
.word 1060452216
.word 1061831183
.word 1060296170
.word 1058554231
.word 1058096047
.word -1088978225
.word -1088292536
.word 1054128293
.word 1038899342
.word -1094686569
.word 1040000964
.word -1084410295
.word 1038891723
.word -1090257618
.word 1063350119
.word 1052133164
.word -1096622161
.word 1061423433
.word -1100466408
.word 1055020712
.word 1051882708
.word 1063040550
.word -1083894333
.word 1056149737
.word 1057843359
.word -1112814278
.word -1100407215
.word 1036812119
.word 1063185805
.word -1090212852
.word -1115540022
.word -1097763379
.word -1092037322
.word 1060668572
.word 1033558618
.word -1117099040
.word -1087288003
.word 1061599317
.word 1057200370
.word 1006409406
.word 1061589564
.word 1064230081
.word 1028489343
.word -1083435799
.word 1049134811
.word -1093586433
.word 1061948562
.word -1085727956
.word 1064202360
.word 1059663390
.word -1088321831
.word -1087616570
.word 1057281651
.word -1095819234
.word 1053797533
.word -1094763122
.word -1101706598
.word 1028735158
.word 1053500629
.word 1001400828
.word 1064274728
.word -1089431859
.word -1083681927
.word 1059825987
.word -1091951492
.word 1052401256
.word 1041248083
.word -1095554039
.word -1122757259
.word -1097086698
.word 1058952422
.word -1136342527
.word 1037686158
.word -1092948810
.word 1055765005
.word -1085346674
.word 1059905270
.word -1115164601
.word -1092802373
.word 1064580654
.word -1086728487
.word -1087412508
.word 1042813538
.word 1064259323
.word -1087241718
.word -1093192744
.word -1087343993
.word -1088742429
.word -1087267066
.word 1055455904
.word 1064827166
.word -1112810626
.word 1058700437
.word 1061610450
.word -1090802230
.word 1060189780
.word 1034469953
.word 1055589714
.word -1083505316
.word -1085863982
.word -1104877277
.word 1065061352
.word 1060334897
.word 1065324770
.word -1095133152
.word 1043307548
.word 1058069743
.word -1082707225
.word -1084889731
.word 1063433879
.word 1058803462
.word 1060744519
.word 1042101608
.word -1087792053
.word 1063879257
.word 1040899447
.word -1113149033
.word 1048053159
.word -1098408152
.word -1096053161
.word 1062399738
.word -1096789999
.word -1095415704
.word -1122229588
.word 1039220318
.word -1088766782
.word 1057382880
.word -1086241527
.word -1095245126
.word -1099047856
.word 1058198925
.word 1057688840
.word -1086852323
.word 1045382650
.word -1084477708
.word -1135769620
.word 1057121455
.word 1051906653
.word 1054427756
.word 1029975900
.word 1060995784
.word 1056265267
.word -1100795184
.word -1086410577
.word 1053378113
.word -1086606541
.word -1090409463
.word -1090426227
.word -1090360647
.word 1059751618
.word 1015441260
.word -1090011082
.word 1061768573
.word -1082381955
.word 1056293145
.word -1100004711
.word 1062646063
.word -1093626861
.word -1096751227
.word -1083170054
.word -1088382949
.word -1100305249
.word 1059355462
.word -1094281986
.word 1052277866
.word -1083795299
.word 1043655329
.word 1062566422
.word -1129690582
.word -1102086918
.word 1060431524
.word -1085185182
.word -1099394720
.word 1049653411
.word 1015470065
.word -1090441430
.word 1026174957
.word -1085690930
.word 1052353851
.word -1094835577
.word -1085177589
.word 1060786122
.word -1084873459
.word 1026399720
.word -1097768989
.word 1059747348
.word -1120968686
.word 1048142116
.word -1085422301
.word 1058153556
.word 1051616554
.word -1096442857
.word 1053717961
.word -1114957956
.word -1084362042
.word -1092536546
.word -1099152101
.word 1054825005
.word 1057983232
.word -1088294979
.word -1096677920
.word -1082514248
.word 1033361157
.word -1101064376
.word 1063458952
.word -1093261046
.word -1088194499
.word -1098483789
.word -1089386592
.word 1059920399
.word 1064238399
.word -1134235351
.word -1088661474
.word 1058057203
.word 1047278975
.word 1051056862
.word 1059231918
.word 1065037546
.word 1063401502
.word -1097858009
.word 1058360544
.word 1041922471
.word -1085890370
.word 1054278633
.word -1089415640
.word -1084559228
.word 1056031412
.word -1090494491
.word 1060789151
.word 1064970492
.word 1063811620
.word -1089341264
.word 1060589107
.word 1041720027
.word 1046483569
.word -1115038022
.word 1054737014
.word 1055273523
.word 1057911828
.word 1054191186
.word -1085765293
.word 1062986004
.word 1043767920
.word -1106919170
.word 1062975596
.word 1057114196
.word 1041162882
.word 1047931762
.word -1110256736
.word 1062697088
.word -1087224817
.word -1085592504
.word -1087192560
.word -1100338619
.word -1102537039
.word -1097012389
.word -1084389982
.word 1059635305
.word -1094919791
.word 1051506769
.word 1033125153
.word 1063800909
.word 1057219090
.word 1034015620
.word -1086212372
.word 1064790803
.word -1087781164
.word 1041580696
.word 1052806517
.word 1059177239
.word -1082859098
.word -1086559770
.word -1085552991
.word 1064656281
.word 1050897310
.word -1083679562
.word 1065225395
.word -1090330999
.word -1086915328
.word -1086878017
.word 1057732599
.word -1120548142
.word 1051371483
.word 1058931529
.word -1112058397
.word 1057073509
.word -1095411077
.word 1061628559
.word -1087708308
.word -1109979790
.word -1095981973
.word -1095956052
.word 1058793573
.word -1094917257
.word 1063494038
.word -1087559669
.word 1054606297
.word 1063956531
.word -1087908306
.word 1057617718
.word 1053027814
.word 1030610767
.word -1135859253
.word -1127944937
.word -1086722415
.word -1085390223
.word 1064436245
.word -1087699360
.word 1061350778
.word -1096750915
.word -1094064686
.word 1049008436
.word 1042205007
.word -1089481718
.word -1090802828
.word 1064048760
.word 1058215784
.word 1059174541
.word -1094919563
.word 1065097878
.word 1062757546
.word -1082707037
.word -1092676241
.word -1088564684
.word 1063438359
.word 1054472623
.word 1061607227
.word -1115309990
.word -1086585926
.word 1060748171
.word -1091386548
.word 1063597611
.word -1114342032
.word -1095210424
.word 1057960340
.word 1052390975
.word 1042014851
.word 1060289790
.word 1028926554
.word -1106354242
.word 1051617294
.word 1058377988
.word -1092454985
.word -1090492628
.word 1048581204
.word 1050941386
.word -1105603906
.word -1122224199
.word 1060903241
.word -1089267892
.word 1058532277
.word 1053879273
.word -1112731763
.word -1084554609
.word -1091418356
.word 1051295029
.word 1044982009
.word -1085490153
.word -1082574734
.word 1051386141
.word -1085949651
.word -1092841240
.word 1059478717
.word 1057037722
.word 1061655318
.word 1010253905
.word -1082205479
.word -1087566124
.word 1046346242
.word -1088523746
.word -1093269055
.word -1089981097
.word -1089395319
.word 1048329033
.word 1063149552
.word -1120827258
.word 1055723251
.word -1104805683
.word 1049763147
.word 1063700878
.word -1087047562
.word 1060079770
.word -1087616288
.word 1031564517
.word 1041699541
.word -1137584921
.word 1064696240
.word -1082966105
.word 1065221874
.word 1060581392
.word 1064949021
.word -1086005725
.word -1091753426
.word -1113848585
.word -1087082549
.word -1100882009
.word 1062683848
.word -1092794635
.word -1082855368
.word 1039831015
.word -1099435554
.word 1063818344
.word 1050376313
.word 1061267978
.word -1086287695
.word 1052531888
.word -1087122088
.word 1044497592
.word 1053669704
.word 1058784826
.word -1092620282
.word -1105027889
.word -1094511078
.word -1082979292
.word 1052608897
.word -1084266922
.word -1095957042
.word -1115829205
.word 1052001721
.word 1040439697
.word 1054696771
.word -1090603791
.word 1057852678
.word 1051349809
.word -1089524797
.word -1084039867
.word 1015789229
.word 1044732665
.word -1087592551
.word -1090082585
.word 1054448335
.word -1103191564
.word 1044573764
.word -1111588483
.word 1061900267
.word -1099340525
.word 1039378084
.word -1101173899
.word 1054030952
.word 1059641525
.word -1105582267
.word -1084632615
.word -1084750566
.word 1059133871
.word 1064418793
.word -1108267357
.word 1057947228
.word 1060852651
.word -1148741343
.word -1098842771
.word -1091413388
.word 1043796749
.word 1057766045
.word -1093393644
.word -1089675961
.word -1083384467
.word 1059042178
.word -1090711942
.word 1032045222
.word 1060774846
.word 1062247164
.word 1016153057
.word 1061147582
.word -1098360676
.word 1059904019
.word -1114027783
.word -1086360748
.word -1100748871
.word -1088692262
.word -1122418953
.word 1062879904
.word -1089077409
.word 1058710543
.word 1058190568
.word 1062280166
.word 1060722289
.word 1052531632
.word 1061415479
.word 1062609985
.word 1059035489
.word 1061051014
.word 1041225864
.word -1086386344
.word 1060328380
.word 1057798332
.word 1060812848
.word 1060792926
.word -1088591186
.word -1086220556
.word -1090011992
.word -1096812068
.word -1086285063
.word -1088262915
.word -1106743317
.word 1048669622
.word 1061337188
.word -1084843942
.word -1098367655
.word 1057792381
.word -1097962131
.word 1044580251
.word 1063789819
.word -1089179749
.word -1106679427
.word 1048221732
.word 1061922311
.word 1049818180
.word -1083702828
.word -1085199456
.word 1058866780
.word 1057270089
.word -1094246844
.word -1085724473
.word 1058222504
.word -1097794712
.word -1084524165
.word 1054445744
.word 1064006956
.word 1054041908
.word -1082524512
.word 1042390284
.word -1116179003
.word 1057106186
.word -1090299007
.word 1063363303
.word -1106980255
.word 1053020715
.word -1089868897
.word 1062279138
.word 1063155624
.word -1086687431
.word -1082856276
.word -1084829767
.word 1053435388
.word 1060688873
.word -1112702124
.word 1017721762
.word 1054102674
.word 1048347283
.word -1089744141
.word -1089194345
.word 1042727113
.word 1056754258
.word -1086059394
.word 1041973366
.word -1108922519
.word 1063328540
.word 1050098541
.word -1090428943
.word -1088248761
.word -1096900473
.word 1061471422
.word -1089774560
.word 1061309472
.word -1109839551
.word 1057109169
.word -1101778282
.word 1058924896
.word 1060125121
.word 1059375973
.word -1083691004
.word 1057405213
.word -1087723213
.word 1050750539
.word -1097498359
.word -1095271895
.word 1042290889
.word 1059273269
.word -1102291780
.word -1087677495
.word 1047738038
.word -1089231526
.word 1033478079
.word -1088272948
.word 1062489095
.word 1059017220
.word -1083932010
.word -1097885919
.word 1047981909
.word -1113550583
.word 1054110663
.word 1049825511
.word -1087306903
.word 1058603006
.word 1057787062
.word -1088996061
.word 1059762048
.word -1086440244
.word 1042807077
.word -1100288246
.word 1049703529
.word -1089948725
.word 1044268021
.word -1096627511
.word 1041221708
.word 1049606352
.word 1026827543
.word 1043641587
.word -1088604018
.word 1050729996
.word 1057292986
.word -1084637836
.word -1090259648
.word 1052035059
.word -1127911341
.word 1049228744
.word -1088698455
.word -1085858024
.word -1084910795
.word -1084769368
.word -1083312427
.word -1084064981
.word 1060497752
.word 1041423791
.word 1061949731
.word 1047456031
.word -1083419426
.word 1059110614
.word -1095948577
.word 1045961734
.word -1092408166
.word 1048797243
.word -1093650048
.word 1052431434
.word 1063684396
.word -1104915490
.word 1031922493
.word 1060475100
.word -1085660995
.word 1007818060
.word 1062025871
.word -1087090146
.word 1054635149
.word 1061946393
.word -1102709442
.word -1090722886
.word -1083207838
.word 1055895642
.word 1008614981
.word 1034609287
.word 1058637514
.word -1086565054
.word 1045230791
.word -1086297829
.word 1032771707
.word 1050275003
.word -1083775106
.word -1082821381
.word -1086241251
.word 1060650599
.word -1095953561
.word -1087108552
.word -1089191145
.word 1057906074
.word -1083460682
.word -1097962148
.word -1085589973
.word 1063953118
.word 1054262376
.word 1043739610
.word 1060032049
.word -1083357689
.word 1043814306
.word -1101631263
.word -1083983444
.word 1064709968
.word -1098896185
.word 1037584396
.word -1089716077
.word 1062764560
.word 1063455589
.word 1061463158
.word -1082889134
.word -1086859822
.word -1089163789
.word -1127869124
.word 1062250496
.word -1095486054
.word 1061500652
.word 1057315019
.word -1099816562
.word 1035492099
.word -1144515122
.word 1036654621
.word 1049484761
.word 1035182213
.word 1060249824
.word 1049616903
.word -1087138965
.word -1085729203
.word -1085391530
.word -1118390583
.word 1034636390
.word 1055865795
.word 1041795829
.word 1050728221
.word -1086789510
.word 1041668390
.word -1084339873
.word 1039343518
.word 1060955850
.word 1063633996
.word 1062705897
.word 1062289839
.word 1057338997
.word -1093567897
.word 1058317770
.word -1094387824
.word -1085999282
.word -1085631549
.word 1052167005
.word -1099886738
.word -1096346354
.word -1093307686
.word -1084428407
.word 1057051367
.word -1086681930
.word 1057879753
.word 1060948022
.word -1095381460
.word 1063876608
.word 1057398234
.word 1062862635
.word -1085950542
.word 1026347992
.word -1090152682
.word 1065274022
.word -1103146783
.word 1054321649
.word -1112106837
.word 1059667420
.word 1053401451
.word 1051802768
.word 1053079131
.word -1096247388
.word 1055157145
.word -1086354922
.word -1126078462
.word 1061523004
.word -1131303513
.word 1053837778
.word 1058743356
.word 1046457719
.word 1047674852
.word -1090292618
.word 1060808040
.word -1106438885
.word 1023637454
.word -1096777351
.word 1037566458
.word 1054401274
.word -1100162474
.word 1055797546
.word 1052927059
.word -1146938149
.word 1057120472
.word 1055865369
.word 1052051835
.word 1053288896
.word 1060681370
.word -1084832867
.word 1062461294
.word 1061475064
.word -1085251613
.word -1085535296
.word -1083253845
.word -1114356682
.word -1087753750
.word 1060251514
.word -1101855629
.word 1063329706
.word 1044004053
.word -1089129363
.word 1059049164
.word 1045553399
.word 1052093565
.word 1051500357
.word 1058577437
.word -1097376912
.word -1092418152
.word 1061058166
.word 1057697885
.word 1062431399
.word -1086073374
.word -1122926616
.word -1087457751
.word -1083572644
.word -1100731433
.word 1062422627
.word 1033737682
.word 1060260559
.word 1061339873
.word -1090091723
.word 1061410252
.word 1055572945
.word -1088628188
.word 1059078808
.word 1049743672
.word -1106933137
.word -1086649214
.word 1020156551
.word 1061065319
.word 1056336432
.word -1086850095
.word -1082598339
.word -1103739097
.word -1086131181
.word 1059903600
.word -1088622064
.word -1084567196
.word 1059344013
.word 1038514502
.word 1045303448
.word -1096135263
.word 1058676358
.word 1056546159
.word -1083195157
.word 1064226835
.word -1110954210
.word -1091007271
.word -1089247204
.word -1083463764
.word -1083167117
.word 1063508628
.word -1105290472
.word -1109761860
.word 1051036991
.word 1037547079
.word -1084861805
.word 1056889752
.word -1099972860
.word 1062684338
.word -1082226107
.word 1048036849
.word -1099501973
.word -1088858882
.word 1062653971
.word -1088177480
.word -1100927082
.word -1085852671
.word -1102167475
.word -1090985258
.word 1063255175
.word -1106864253
.word -1087592634
.word -1104879853
.word 1046246378
.word -1082750390
.word -1084797660
.word 1048901555
.word -1104590085
.word 1058178939
.word -1092673142
.word -1113656496
.word -1125110588
.word -1084681491
.word -1089229008
.word 1060798951
.word 1038264972
.word 1061334386
.word 1056526284
.word 1059994624
.word 1051272381
.word 1063694841
.word -1083920166
.word 1049202796
.word 1061907440
.word 1046672616
.word -1129706356
.word -1089082323
.word 1058435066
.word -1096633305
.word 1061835395
.word 1048630045
.word -1122088519
.word 1063365834
.word -1091550540
.word -1083799012
.word -1095720708
.word -1098189431
.word 1063065331
.word 1062096628
.word -1096390919
.word -1088007621
.word 1057565492
.word 1054540902
.word 1064086838
.word 1058156796
.word 1057802181
.word -1088179151
.word 1050495752
.word -1084044830
.word -1090082788
.word 1060886166
.word 1044342720
.word 1050997539
.word -1083246385
.word 1050494698
.word -1094144267
.word -1083937370
.word 1036840768
.word -1083255131
.word -1088110889
.word 1045270699
.word 1050617161
.word -1083415284
.word 1054977139
.word -1087718408
.word -1091006007
.word -1115647123
.word -1096186978
.word 1024035951
.word -1087941879
.word -1096539161
.word 1057957200
.word -1090607508
.word -1096227102
.word -1105845885
.word -1126608966
.word -1097610320
.word -1082195219
.word 1060416454
.word 1059216371
.word 1042888422
.word -1109203255
.word -1116793190
.word 1060398299
.word 1037635517
.word -1087595868
.word -1084600157
.word 1061653145
.word -1090415626
.word 1059672984
.word 1052367201
.word 1059945473
.word 1063838310
.word -1087530521
.word -1087149254
.word -1082886987
.word 1062322063
.word -1097939051
.word 1047943356
.word -1088875318
.word 1057312020
.word -1083945785
.word -1114582753
.word 1060827902
.word -1102074523
.word 1060536532
.word 1062264834
.word -1088517772
.word 1058985127
.word 1046258255
.word 1063905451
.word -1097757838
.word 1041037609
.word -1096538707
.word -1097904869
.word 1033608893
.word 1052351540
.word 1035451982
.word 1060830198
.word -1086900784
.word -1082729475
.word 1051517663
.word 1058034675
.word 1057539598
.word 1059816793
.word 1064960340
.word -1089243617
.word 1050886684
.word 1052764889
.word 1054871777
.word 1059134430
.word 1062009069
.word -1082718458
.word -1108599765
.word 1058326579
.word 1063543008
.word -1100651819
.word -1090960326
.word 1061470999
.word -1091223785
.word 1065138737
.word -1140345962
.word 1055065028
.word -1101643947
.word 1061735921
.word -1085130919
.word 1043146105
.word 1044458801
.word 1061936062
.word 1062080243
.word -1083012310
.word -1096546477
.word -1112570426
.word -1100255588
.word -1085452088
.word 1056878855
.word 1061847461
.word 1058413656
.word 1063192922
.word 1061495998
.word -1091915017
.word 1063191470
.word 1061224267
.word 1050113882
.word 1058216465
.word 1053086011
.word -1082499178
.word 1025691419
.word 1059113689
.word -1082666305
.word -1093729974
.word 1059637236
.word -1095694268
.word -1118558280
.word -1088165380
.word 1064769415
.word 1063838286
.word -1086416255
.word -1087552216
.word 1028641800
.word 1053430426
.word 1048588305
.word -1097652321
.word -1090153959
.word 1046192775
.word -1083434684
.word -1082630100
.word -1088292609
.word -1086827779
.word -1090411774
.word 1061564464
.word 1063533665
.word 1057966317
.word -1090292850
.word 1060919457
.word -1101742281
.word 1064626296
.word -1090238911
.word -1084713863
.word -1102305307
.word 1064138225
.word 1059813159
.word -1101704980
.word -1095554485
.word 1053029426
.word -1092007676
.word -1089279998
.word 1047770089
.word -1156970095
.word 1062770128
.word 1064043457
.word 1041319775
.word 1063194276
.word -1088294258
.word -1089415076
.word -1082803509
.word -1086617335
.word -1087913920
.word 1040977276
.word 1045649568
.word 1036119683
.word -1105771353
.word 1041362121
.word -1083951700
.word -1087831971
.word -1083494701
.word 1057381539
.word -1084789078
.word -1087785496
.word 1055287517
.word 1042388161
.word -1089470036
.word 1058710302
.word 1062991335
.word 1064402307
.word 1057152320
.word -1096122948
.word 1063754499
.word -1095991389
.word -1123622452
.word 1050497448
.word -1088159234
.word 1061858133
.word 1055291492
.word 1061091807
.word -1083549176
.word 1064959193
.word 1062468766
.word 1065197104
.word 1054270656
.word -1097669577
.word 1038379102
.word -1082853304
.word 1049038026
.word 1057547436
.word -1083500880
.word 1059992928
.word -1126981681
.word -1087221948
.word 1049401123
.word -1085127941
.word 1037387560
.word -1085651887
.word 1053584530
.word 1039362513
.word 1050574250
.word -1082783053
.word -1087739973
.word -1107244774
.word 1052842591
.word -1082600418
.word -1105737604
.word -1085467886
.word 1060918548
.word 1048425253
.word 1061311481
.word -1090016618
.word 1058545610
.word -1085468832
.word 1041325707
.word 1040890269
.word -1120874777
.word -1092627056
.word 1055857581
.word 1051081688
.word 1039862358
.word -1123027125
.word -1092625040
.word -1085106344
.word 1065176412
.word -1099440499
.word 1062011824
.word -1094282757
.word 1050802745
.word 1058683267
.word 1063524365
.word 1050914276
.word 1064184295
.word -1104224024
.word -1092612763
.word 1062597795
.word 1057349188
.word 1050091212
.word -1084518731
.word -1092149048
.word 1061206830
.word -1085046415
.word -1083691365
.word 1039331283
.word -1088386662
.word 1042754733
.word -1086838743
.word -1089234510
.word -1094883139
.word -1097425199
.word 1063145848
.word 1064446502
.word -1084156114
.word 1052808631
.word -1089696627
.word -1095001782
.word -1088316047
.word -1093932530
.word 1059175522
.word -1090592149
.word -1113940864
.word 1052209887
.word -1092566824
.word -1084882519
.word 1061520375
.word 1040659268
.word 1036350710
.word -1104199530
.word 1060894534
.word 1061558684
.word 1058498760
.word 1055281528
.word -1098961559
.word 1063847877
.word -1088443902
.word -1082895499
.word 1060336415
.word -1107076897
.word 1060722231
.word -1099587305
.word 1058627258
.word 1051042418
.word 1060757538
.word 1061578571
.word -1086556981
.word 1060003454
.word -1082307316
.word -1084469860
.word -1087959725
.word 1047068315
.word 1049020409
.word -1093444985
.word -1085912899
.word 1064677920
.word 1021934772
.word 1020643394
.word -1085196472
.word -1098051671
.word -1082850660
.word 1061257465
.word 1031161179
.word 1042210636
.word 1061065940
.word 1045632812
.word 1053796239
.word 1058495916
.word -1097687653
.word 1043108139
.word -1114132454
.word 1065215592
.word 994544143
.word 1036229355
.word 1058563348
.word -1088279939
.word 1064845208
.word -1085671439
.word -1087317059
.word -1086293705
.word -1092058995
.word 1057428535
.word -1098964282
.word -1094025927
.word -1089070675
.word 1061565200
.word 978368290
.word 1061223889
.word 1060183875
.word -1088844705
.word 1041242273
.word 1053609721
.word -1093440471
.word 1061707246
.word -1084858144
.word 1057020716
.word 1055059461
.word -1084327110
.word 1063533019
.word -1098612955
.word -1088973658
.word 1057683150
.word -1082810301
.word -1094768602
.word 1057954055
.word 1062813290
.word -1084450692
.word -1083176572
.word 1027280887
.word -1088112134
.word -1102606159
.word 1058255459
.word -1083985750
.word -1107913487
.word 1058339939
.word -1083564048
.word 1058972425
.word -1092319054
.word -1087389920
.word 1045154972
.word 1032524681
.word 1064334605
.word 1064008597
.word -1083448777
.word -1083239991
.word -1104046277
.word 1027955961
.word 1049663454
.word 1053981402
.word 1051352287
.word -1089863919
.word -1087088245
.word -1090482740
.word 1064602072
.word 1058978954
.word -1091518205
.word 1061236338
.word -1088567706
.word -1083563631
.word 1059046096
.word 1062617041
.word 1063904327
.word 1059535355
.word -1098238975
.word 1050690153
.word 1065096130
.word -1090787047
.word 1064629586
.word 1049974535
.word 1025539094
.word 1058187405
.word 1026403539
.word 1064606404
.word -1093796731
.word -1088732853
.word 1057758113
.word -1098483717
.word -1089589354
.word -1096264170
.word 1041582920
.word 1041278618
.word -1092141196
.word 1050440067
.word 1062479697
.word 1049043865
.word -1088687246
.word 1060171912
.word -1094790454
.word 1061162895
.word -1098951049
.word 1052933737
.word 1053131050
.word -1090265411
.word 1060604215
.word 1051721713
.word -1091761820
.word -1089804670
.word 1063091041
.word 1051876372
.word -1096907729
.word -1118909717
.word -1085102411
.word 1045176531
.word -1085642437
.word -1111850855
.word -1127776180
.word 1062543061
.word 1058725102
.word 1063659607
.word 1049269504
.word 1057362084
.word -1112778151
.word -1084741096
.word -1083623808
.word -1091503721
.word -1110137847
.word 1048703128
.word -1110225833
.word -1095891214
.word -1092288969
.word 1046374861
.word -1091363240
.word 1047091301
.word -1084624335
.word -1083773281
.word 1055134698
.word -1084773104
.word -1106181797
.word 1037398968
.word -1089597956
.word 1062309097
.word -1084937085
.word -1097741285
.word 1060285872
.word 1047578561
.word 1057607144
.word -1088866861
.word -1084916124
.word -1104641653
.word -1092401366
.word 1056437492
.word 1050903210
.word 1034611241
.word -1084828638
.word -1090270992
.word 1055838005
.word 1058602759
.word -1095729823
.word 1051829257
.word 1041902743
.word -1082737117
.word -1101564748
.word 1061003743
.word -1090185227
.word 1063378161
.word 1065063557
.word -1087306424
.word -1107879678
.word 1049013545
.word -1091454146
.word -1091554009
.word -1089467009
.word -1086534402
.word 1041990165
.word -1094973958
.word 1041837289
.word -1105418510
.word 1058186432
.word -1090562056
.word -1113412120
.word 1059644943
.word -1089263853
.word 1055331496
.word 1056060884
.word -1106614974
.word 1052923695
.word -1096937598
.word -1106501448
.word 1053463793
.word 1044968103
.word 1058443470
.word 1061502934
.word -1084392188
.word 1049127557
.word -1092930446
.word 1059681968
.word -1086284112
.word -1089572975
.word 1054446157
.word -1091171524
.word 1063946608
.word -1109021308
.word 1052383607
.word 1060300014
.word -1084439273
.word -1090874196
.word 1055389442
.word -1088737572
.word -1139901149
.word -1097607759
.word 1056561552
.word 1058086501
.word 1035416960
.word 1063471354
.word -1110903032
.word -1097903193
.word 1057080222
.word 1064563030
.word 1055555415
.word -1089354520
.word 1062828552
.word -1089092625
.word 1059918023
.word 1050222726
.word 1063866510
.word -1082886085
.word -1087477572
.word 1059168599
.word 1057338212
.word 1063687257
.word -1088041014
.word 1058104801
.word -1106359485
.word 1049147258
.word -1082536925
.word 1050746373
.word -1094585791
.word 1059749474
.word -1089282989
.word -1084471679
.word 1057242799
.word -1102877528
.word -1092130614
.word -1085349762
.word 1063011891
.word 1052863550
.word 1040318190
.word -1083938955
.word 1058181014
.word 1064937560
.word -1102107911
.word 1056975775
.word -1118760766
.word 1052039883
.word -1085392662
.word -1102279105
.word -1084991161
.word 1021797367
.word 1062241798
.word 1057931853
.word 1058876401
.word -1087519083
.word 1063616779
.word -1088377889
.word 1062040472
.word 1045984438
.word -1082476374
.word 1062447141
.word -1087655339
.word 1061811177
.word 1040997457
.word 1063707493
.word -1090079186
.word -1089763330
.word 1056788657
.word 1047680630
.word 1042308255
.word 1057239708
.word -1096362975
.word 1055645361
.word -1102529986
.word -1092465319
.word -1085336015
.word 1049984619
.word -1084922430
.word 1052454035
.word -1085533866
.word -1115358874
.word -1170828095
.word 1036848779
.word 1058609368
.word -1096808872
.word 1026151047
.word -1087567708
.word 1047652919
.word 1057811258
.word 1044775418
.word -1083746849
.word -1138575187
.word 1016344995
.word 1063351330
.word 1042975062
.word -1082390320
.word 1062170295
.word -1083382483
.word 1044786290
.word -1086347476
.word 1057543567
.word 1052415864
.word -1094311373
.word 1054547313
.word 1052359271
.word 1054310015
.word 1022755299
.word -1087914870
.word 1028564745
.word 1056046586
.word -1093279032
.word 1032671103
.word 1055663786
.word -1091072098
.word -1093489823
.word 1059023856
.word 1059643714
.word 1048166645
.word -1087426056
.word -1087353196
.word -1096691978
.word -1088098149
.word -1099838229
.word 1063344303
.word -1082853855
.word 1060953826
.word -1090031506
.word 1061899116
.word -1094689918
.word 1056744748
.word -1086282606
.word -1083117882
.word 1058811797
.word 1048703205
.word -1094881297
.word -1087207817
.word -1087476315
.word -1089312029
.word -1086329814
.word 1058843616
.word 1063553489
.word -1092524743
.word 989887333
.word 1064535363
.word 1024467417
.word -1091465055
.word -1087881133
.word -1112349803
.word -1123300700
.word 1058293102
.word -1100630022
.word -1097278324
.word -1090361309
.word 1044472528
.word -1096504508
.word -1088620531
.word 1058139719
.word 1060306851
.word 1057592734
.word 1057458542
.word -1086416554
.word 1052365941
.word 1057463876
.word -1108664643
.word 1065203722
.word -1103154535
.word -1101042436
.word -1119207251
.word -1083324762
.word -1110402648
.word 1055430114
.word 1058937468
.word -1102429553
.word 1036473287
.word -1103224593
.word 1059479893
.word -1083860785
.word 1058558437
.word -1086375420
.word 1058485344
.word 1064264541
.word -1097454383
.word 1061717288
.word -1102940965
.word 1054107751
.word -1112549878
.word 1034285313
.word -1088287260
.word 1048471502
.word 1065094622
.word 1065064843
.word 1057760789
.word 1056167343
.word -1083846575
.word -1101723168
.word -1084468553
.word -1090628409
.word -1083066846
.word 1042375878
.word 1064937378
.word 1057807927
.word -1088331957
.word 1059857341
.word -1083856149
.word -1087657578
.word 1050212251
.word -1096878766
.word -1082496953
.word 1044535050
.word 1064166932
.word 1061297692
.word 1062112356
.word -1091432142
.word -1085451777
.word 1055481825
.word 1065110294
.word 1060985053
.word 1050646480
.word -1107894981
.word 1064980522
.word -1084671260
.word -1097861446
.word 1064197303
.word -1098731708
.word -1097734845
.word -1102978394
.word 1059440475
.word -1091384643
.word -1089748704
.word 1059861973
.word -1099627425
.word 1064624161
.word -1112557268
.word -1086186770
.word -1140458626
.word -1090504050
.word -1087677198
.word -1095738411
.word -1086692973
.word 1062066914
.word 1005284054
.word 1044900942
.word -1091442283
.word 1059348151
.word -1098156532
.word -1086631502
.word -1085632398
.word 1024142560
.word 1032758626
.word -1083905973
.word 991518060
.word -1121633858
.word -1083076657
.word -1085684155
.word 1062860228
.word -1110649554
.word 1041563273
.word -1090036919
.word -1124039639
.word -1087797413
.word -1084047698
.word -1086421085
.word 1057383641
.word 1044287209
.word 1043990437
.word -1088732557
.word 1062824949
.word 1046973310
.word -1087330940
.word -1098688088
.word -1101745412
.word -1092266783
.word 1052779373
.word -1084071345
.word -1112816362
.word 1064848196
.word -1086546060
.word 1059797863
.word -1088842368
.word 1055960568
.word 1063728097
.word -1083881651
.word -1088208916
.word 1058183800
.word -1087227158
.word -1085140642
.word 1064302370
.word 1054362758
.word -1088942579
.word -1089071757
.word 1021792771
.word 1050188329
.word 1058521959
.word 1060591770
.word -1087431891
.word -1104442529
.word -1094854467
.word 1061461820
.word 1065316904
.word -1095006538
.word -1090131251
.word -1091930113
.word -1089999934
.word 1050211605
.word 1053299163
.word 1035102843
.word 1061393838
.word 1047500031
.word -1108427239
.word 1054485573
.word -1098708513
.word 1050331373
.word -1098740824
.word -1096194246
.word -1112795055
.word -1086963770
.word 1059021249
.word 1052521842
.word 1054350807
.word 1049233003
.word 1060438898
.word 1059067921
.word -1086667079
.word 1060465672
.word 996747212
.word 1052909833
.word -1087351645
.word 1048966488
.word 1060387307
.word -1083513109
.word 1063448046
.word -1083412891
.word 1052279259
.word 1057754115
.word -1097905941
.word -1082191972
.word -1096433481
.word -1088526103
.word 1050743523
.word 1037688387
.word -1099911313
.word 1025944182
.word 1060107642
.word 1051758229
.word 1039947802
.word -1086571961
.word 1025658142
.word 1049267291
.word -1096689545
.word 1045341402
.word -1095586173
.word 1065257789
.word -1082364081
.word -1085694396
.word 1057106559
.word -1092409363
.word 1062002864
.word 1060524036
.word 1064654691
.word -1118708964
.word -1094173268
.word -1097501343
.word 1060685302
.word -1104709798
.word 1024863606
.word 1060334364
.word -1090383314
.word -1094710908
.word 1042642595
.word 1060090632
.word -1108881554
.word 1062993578
.word -1086774388
.word 1053571554
.word 1041150916
.word 1056453926
.word -1120717990
.word -1084331877
.word -1105761771
.word -1108439782
.word -1082351119
.word -1084489220
.word -1088315186
.word -1124204186
.word -1097619755
.word -1090502919
.word -1085391368
.word -1084854979
.word 1023752518
.word -1089865503
.word 1063907759
.word 1060017515
.word -1087888785
.word 1064052857
.word -1087339300
.word 1060123152
.word -1100555113
.word 1022054038
.word -1093614618
.word -1091279829
.word -1085815144
.word 1056971325
.word -1089971315
.word 1065347835
.word 1040925791
.word -1085296834
.word -1089092643
.word 1040218631
.word 1045432672
.word -1110474182
.word 1057699187
.word 1059147985
.word 1061583752
.word 1047184326
.word -1087888007
.word 1061929674
.word 1049021646
.word -1094638256
.word -1086924227
.word -1104818326
.word 1062069814
.word -1090510852
.word 1060599485
.word -1087003114
.word -1098547040
.word -1090623512
.word -1083872667
.word -1083953240
.word 1030837052
.word -1082927402
.word -1089792351
.word 1033127611
.word -1106820511
.word 1060235114
.word -1084068044
.word -1083060095
.word 1051829081
.word -1089044318
.word 1057488358
.word 1053751456
.word 1044064241
.word 1062078756
.word 1058665797
.word -1086023856
.word -1096233561
.word -1084132823
.word 1024976075
.word -1093697629
.word -1089646739
.word 1052177595
.word -1092434642
.word -1082493574
.word -1088188559
.word 1049141092
.word 1061640399
.word -1082681052
.word -1085939856
.word -1098279974
.word -1096354751
.word 1025404265
.word 1058244597
.word 1055182331
.word 1053498545
.word -1086850977
.word 1058408140
.word -1085636207
.word 1057914838
.word 1060801752
.word -1089234726
.word 1060156096
.word 1027139613
.word -1117169563
.word 1063300929
.word -1098283439
.word -1085977101
.word 1059150169
.word 1062026329
.word 1043681879
.word -1113808077
.word -1091293129
.word 1017200363
.word -1089408582
.word 1050585594
.word -1088125228
.word -1088072256
.word -1082381558
.word 1042068335
.word -1092306661
.word -1088568169
.word -1097014571
.word 1050691557
.word 1064425984
.word -1097487903
.word 1049032878
.word 1061608162
.word -1090029433
.word -1093237080
.word 1049816202
.word 1058446654
.word 1049187341
.word -1087218500
.word 1062099932
.word 1025656130
.word -1088613641
.word 1052199956
.word -1116996247
.word -1084484864
.word 1064192118
.word -1109449725
.word 1059319247
.word 1022836664
.word 1057106133
.word -1085906509
.word 1048728615
.word -1102762947
.word -1093811826
.word -1106543242
.word -1091177938
.word 1041636903
.word 1046949771
.word -1101782680
.word 1061385262
.word 1042616250
.word -1089261283
.word -1092061087
.word 1054519535
.word 1043250814
.word 1032679221
.word 1024689879
.word -1099281457
.word -1082583181
.word -1104099037
.word -1085507941
.word -1088461715
.word -1086435320
.word -1096691130
.word 1063819924
.word 1064486783
.word 1058203749
.word 1055523969
.word -1099162457
.word -1086315922
.word 1058859958
.word 1064540004
.word -1090019473
.word 1035313971
.word -1127206823
.word 1064999176
.word 1050048830
.word 1058981525
.word 1063043882
.word -1094577767
.word 1061832649
.word 1041673984
.word 1060123279
.word -1083844266
.word -1122923572
.word -1084642763
.word -1122949134
.word -1088408520
.word 1062865659
.word 1050078353
.word 1062573017
.word 1033593943
.word 1063887111
.word -1096334088
.word -1084735119
.word -1087410833
.word -1102462407
.word 1058498324
.word -1106898849
.word -1090111476
.word 1052140169
.word -1105612390
.word -1083217057
.word -1097159361
.word -1082154633
.word -1091290366
.word -1084104383
.word 1045945133
.word -1082741687
.word -1084553047
.word -1085649765
.word -1088417930
.word 1037691628
.word -1086147830
.word 1009317299
.word -1088670906
.word 1064822293
.word 1058683804
.word -1101158606
.word 1064265720
.word -1094905905
.word -1097588115
.word -1085949099
.word -1095702742
.word 1040894670
.word -1086368197
.word -1084651629
.word -1086502691
.word -1124670468
.word 1052730335
.word 1061334142
.word -1095024059
.word 1039765878
.word -1086840509
.word -1106496676
.word -1103707314
.word -1095999269
.word -1085568820
.word -1112358107
.word -1082960727
.word -1094033313
.word 1059259283
.word -1105573759
.word 1057541766
.word -1095573296
.word -1085742075
.word -1118747589
.word -1083158836
.word 1058926362
.word -1100345233
.word 1047844625
.word 1025514153
.word -1097407571
.word -1084681768
.word -1119565536
.word 1056540195
.word -1085137977
.word 1040435197
.word -1097057684
.word 1051760318
.word -1086084551
.word 1060614149
.word 1059579315
.word 1056288473
.word -1109628347
.word -1095692584
.word 1034448433
.word -1136260918
.word 1056154970
.word -1144852021
.word 1063159220
.word -1098476069
.word 1049328639
.word -1086588770
.word 1065027629
.word 1038229675
.word -1086618563
.word 1055983371
.word 1063627401
.word -1105487405
.word -1088987344
.word -1108884433
.word -1110246292
.word 1046588519
.word -1117160511
.word 1035800581
.word -1090132991
.word 1053107659
.word -1100656594
.word -1117255291
.word 1059252854
.word -1086263473
.word -1086065522
.word 1061836209
.word 1059027357
.word -1111354543
.word 1039835903
.word -1106385352
.word -1089775841
.word 1057558796
.word -1095850594
.word 1049121689
.word 1058979694
.word 1044577989
.word 1064993506
.word -1083375756
.word -1097228641
.word 1064738714
.word -1090498316
.word 1062473834
.word -1088913190
.word -1083988150
.word -1094215291
.word 1059639462
.word -1088279682
.word -1087019184
.word -1086530450
.word 1065105673
.word 1064964890
.word -1084427695
.word -1085723605
.word 1050570243
.word 1042993440
.word -1089631250
.word 1025359064
.word 1055148205
.word 1046734356
.word 1032946559
.word -1094929317
.word 1050837774
.word 1051156403
.word 1063143008
.word -1083844418
.word 1059722183
.word -1094769268
.word -1088844518
.word -1093497453
.word -1108210737
.word 1057718927
.word 1053472458
.word 1051506384
.word -1130353319
.word -1089170430
.word 1033873175
.word -1083763932
.word -1085124252
.word 1063172125
.word 1059416466
.word -1113004626
.word 1059369083
.word -1083742849
.word -1091941897
.word 1057643446
.word -1091608544
.word 1037838258
.word -1107650525
.word -1098002750
.word -1092652649
.word 1033067887
.word -1085570810
.word -1088147669
.word -1083225411
.word -1116075063
.word -1097141911
.word 1049620090
.word 1057928620
.word -1095550367
.word 1060015606
.word -1120273299
.word -1083855060
.word 1022166100
.word 1059721318
.word -1094920891
.word -1089228086
.word -1103076039
.word 1054427409
.word 1048844244
.word -1089384059
.word -1120291980
.word -1095119023
.word 1055290093
.word -1086930893
.word -1082858839
.word -1082635565
.word -1093278698
.word -1100200263
.word -1105393512
.word 1057625101
.word 1058493281
.word 1061647054
.word -1089201596
.word -1089046384
.word -1097194652
.word -1096570396
.word -1095770464
.word 1063812524
.word 1061397485
.word 1029420949
.word -1118241625
.word 1048513323
.word -1084812234
.word -1090016202
.word -1092214807
.word 1055862171
.word -1090517298
.word -1086183968
.word 1052593822
.word 1044492689
.word -1103049390
.word -1092949597
.word -1103150691
.word -1138610824
.word -1085760202
.word -1088397546
.word -1096289872
.word 1061333117
.word -1140600710
.word -1082419009
.word 1053365241
.word 1039220909
.word 1051967983
.word -1098580487
.word 1061603430
.word -1087112267
.word -1095120486
.word -1093158253
.word -1085167630
.word 1064294364
.word 1060543199
.word 1063954144
.word -1105764900
.word 1050826328
.word 1063436909
.word -1083846630
.word 1060075492
.word 1063806867
.word 1031954673
.word -1093102106
.word 1053997244
.word 1063861057
.word -1088542128
.word -1087003483
.word -1085190030
.word -1098825977
.word 1042566830
.word -1104896079
.word -1088472202
.word -1091517031
.word 1061840793
.word -1088032969
.word -1085004455
.word -1128282982
.word -1089464339
.word 1052579042
.word -1093074205
.word 1057311893
.word -1084182917
.word -1086495114
.word 1050271201
.word 1032211082
.word 1064864049
.word -1088267014
.word 1051088557
.word -1091220675
.word -1102503156
.word 1058118256
.word 1060306887
.word 1055144009
.word 1059982307
.word 1037853327
.word -1082449476
.word -1085680170
.word 1032755615
.word 995681081
.word 1053349642
.word 1062055982
.word 1040592053
.word -1084724048
.word -1086244242
.word -1085079731
.word 1057133601
.word -1085326630
.word -1128583660
.word 1064011290
.word 1054987122
.word 1064847330
.word -1102328541
.word 1063450081
.word 1045488830
.word 1056345443
.word -1088208105
.word 1032330851
.word 1038065015
.word -1082924384
.word 1050564001
.word 1063348920
.word -1098257933
.word 1049583059
.word 1062887496
.word -1101173447
.word 1063728851
.word 1062634462
.word 1061134817
.word 1049137552
.word -1087412302
.word 1057063489
.word 1064979453
.word -1087714704
.word -1092137233
.word -1094352438
.word 1060001909
.word 1057805656
.word 1060388507
.word 1057293853
.word 1061824152
.word 1043631812
.word 1060051808
.word -1091555008
.word -1084784351
.word -1083783435
.word -1108269620
.word -1088698158
.word 1045201071
.word -1095571317
.word -1092694618
.word -1094943191
.word 1060304683
.word -1092328666
.word 1045047466
.word 1057382253
.word 1060428696
.word 1063877170
.word -1085142408
.word -1096064168
.word -1084618074
.word -1087127280
.word -1088008255
.word 1053992876
.word -1120694728
.word 1061984879
.word 1060544394
.word 1048657775
.word -1087404213
.word 1033270470
.word -1093856047
.word -1093350949
.word 1047493173
.word 1062481737
.word 1058752682
.word -1098370239
.word -1088520760
.word -1087317054
.word -1090460324
.word -1093546931
.word 1030491330
.word 1057830011
.word 1040699530
.word -1084844509
.word -1109648322
.word -1084222436
.word -1103289825
.word -1096657015
.word -1089161551
.word 1055418291
.word 1060160181
.word 1060535390
.word 1050749881
.word 1061323927
.word -1087648619
.word -1093596733
.word -1085217634
.word 1047089869
.word -1119506126
.word 1064818714
.word 1052733272
.word 1062340629
.word 1062295515
.word -1111043358
.word 1059970584
.word -1089210643
.word -1118407580
.word -1085872923
.word -1089504747
.word 1064141024
.word 1024421583
.word 1062751708
.word 1007360898
.word 1051095574
.word -1084616393
.word 1062589198
.word -1098357425
.word 1037967952
.word -1085186085
.word 1058481267
.word 1060307881
.word 1045273051
.word -1083201559
.word 1046460190
.word -1083969168
.word 1049196638
.word 1063360619
.word 1049561170
.word -1090774041
.word -1083902497
.word 1058392837
.word 1051600437
.word 1055484190
.word -1084461089
.word -1097118488
.word -1089465736
.word -1090082132
.word 1065346202
.word 1048563527
.word -1118034329
.word -1084726887
.word -1084243956
.word 1065315497
.word -1084452103
.word 1059839517
.word -1087365354
.word -1082642774
.word -1092253638
.word 1060539236
.word -1142194623
.word -1092176340
.word -1109838443
.word -1088976185
.word 1058451624
.word -1086235124
.word -1089802394
.word 1061313250
.word 1022616187
.word -1082175006
.word 1058207410
.word -1087218627
.word -1084609643
.word 1063781737
.word -1104155477
.word -1083386523
.word -1129458575
.word -1083131756
.word 1049011043
.word 1063712381
.word -1098402417
.word 1042669285
.word 1016368870
.word 1055889982
.word 1062959976
.word -1083977896
.word 1060804381
.word 1059836662
.word -1097334530
.word -1085601651
.word 1051446982
.word 1032427923
.word -1112569102
.word -1095455874
.word -1107977124
.word 1062234786
.word -1096427630
.word -1096777107
.word 1032678271
.word 1063292228
.word 1061461588
.word 1042463096
.word -1085076264
.word 1005294455
.word -1084329635
.word -1089429066
.word 1045640753
.word -1114683943
.word -1117776087
.word 1062193645
.word -1089462177
.word 1054992010
.word 1063976664
.word 1063936749
.word 1035515978
.word 1058879193
.word 1061334629
.word -1089403263
.word 1007693592
.word 1064944292
.word 1052627300
.word -1127849662
.word 1062482428
.word -1087746759
.word 983666197
.word 1044148162
.word 1062499705
.word -1092268739
.word 1057457125
.word -1082211085
.word -1084751895
.word -1093110604
.word -1094338225
.word 1045645047
.word -1094887237
.word 1049144204
.word 1063551638
.word 1060991453
.word -1091126131
.word 1048459796
.word -1094452601
.word 1064924127
.word -1084155102
.word -1125015049
.word 1059291496
.word -1086070944
.word -1104888297
.word -1086744149
.word 994124807
.word -1087130882
.word -1087013720
.word -1091730569
.word 1056181117
.word -1101857538
.word 1046764845
.word -1098617833
.word 1045645081
.word -1092789437
.word 1064044257
.word -1083063302
.word -1143012508
.word 1050900097
.word -1084875364
.word 1038379867
.word -1083168231
.word -1088215718
.word -1084911900
.word 1048642081
.word -1082619075
.word 1062528980
.word -1092311914
.word -1087849633
.word -1084179447
.word -1083964681
.word 1056213087
.word 1051083781
.word -1105785406
.word -1103162710
.word -1097804888
.word 1061076602
.word 1063935556
.word 1026338502
.word -1091078697
.word 1000673364
.word 1057900657
.word 1040483517
.word -1100293581
.word -1087497443
.word -1084377507
.word 1054876513
.word 1040788569
.word 1058461696
.word -1090584340
.word 1043936340
.word 1057400074
.word -1089155875
.word -1096292588
.word 1056373419
.word -1084349999
.word 1062563719
.word -1088711097
.word -1086181924
.word 1025243206
.word 1060653283
.word 1059502723
.word -1088602777
.word -1099595237
.word -1086593305
.word -1093118107
.word 1064534747
.word 1063383059
.word 1064297165
.word 1044182544
.word -1110101720
.word 1060207265
.word 1062001832
.word -1082160119
.word 1048906029
.word 1058017305
.word 1046592338
.word 1050714625
.word 1051291910
.word -1088793127
.word 1062697010
.word 1061153904
.word 1049137266
.word 1060259302
.word -1092843720
.word -1098009453
.word -1112361898
.word -1086793941
.word -1084859924
.word -1088342375
.word -1103223246
.word -1109226329
.word 1057231049
.word -1109863078
.word -1090289189
.word 1064703022
.word 1059573695
.word -1111702560
.word -1087248733
.word -1084274983
.word 1023122081
.word 1057486726
.word 1064770565
.word -1138776538
.word -1090608872
.word 1060212101
.word 1057751773
.word -1100247175
.word -1096692235
.word 1060055501
.word -1097016426
.word 1063027327
.word 1052901926
.word 1048892884
.word -1084837987
.word -1101904016
.word -1106304859
.word -1102738345
.word 1058682677
.word -1089891445
.word -1084193910
.word 1052318659
.word -1086626219
.word -1090895085
.word 1058853572
.word 1058091795
.word 1044921493
.word -1092902892
.word -1087724121
.word -1087122201
.word -1083902931
.word -1115808187
.word -1089124609
.word -1091117787
.word 1046036093
.word 1038523509
.word 1032590493
.word 1059299600
.word 1059357207
.word -1087019224
.word 1060984340
.word -1090761094
.word -1096954911
.word 1063990037
.word 1044330434
.word 1054898897
.word 1059292775
.word 1064160293
.word 1058305871
.word 1046469356
.word -1090081656
.word -1106269261
.word 1050399609
.word 1056566088
.word 1065138585
.word -1089908384
.word -1089624879
.word 1044166604
.word -1110449974
.word 1049818907
.word 1059618306
.word -1098231799
.word -1130326840
.word 978075218
.word -1119032401
.word -1089034169
.word 1057818846
.word 1060374936
.word 1065056857
.word 1064382378
.word 1060164727
.word 1027542024
.word -1083117297
.word 1039738437
.word 1061627418
.word 1040686033
.word -1108663650
.word -1087262682
.word -1092485408
.word -1103118523
.word -1087629196
.word -1087350342
.word -1114361721
.word 1057866879
.word 1052958549
.word -1094141842
.word -1087005831
.word -1088720787
.word 1060290315
.word -1098139723
.word 1033296777
.word 1060103731
.word -1100225469
.word 1053395787
.word -1084698928
.word 1033175838
.word -1136370587
.word 1055962091
.word -1104163512
.word -1096247827
.word -1092766722
.word -1083078353
.word -1107510374
.word -1112511478
.word -1100329217
.word 1029290248
.word 1063699756
.word 1055982748
.word 1047796433
.word 1050013535
.word -1088548998
.word -1084382167
.word 1058413022
.word 1049167170
.word 1063483815
.word -1129004663
.word -1083029935
.word 1050838780
.word -1097995133
.word -1101771418
.word 1060913758
.word 1064705384
.word -1089444660
.word 1062668983
.word -1098485065
.word -1089573161
.word -1095668644
.word 1007859287
.word -1087240251
.word -1109945494
.word -1087862500
.word -1088319654
.word 1058669843
.word 1063454550
.word -1088831398
.word -1095542272
.word 1050064075
.word 1057901221
.word 1046319173
.word -1087622386
.word -1089307685
.word 1045406880
.word -1090830795
.word 1014213401
.word -1085502129
.word -1100842748
.word 1023710129
.word -1106941204
.word 1058870376
.word 1052694991
.word -1089839514
.word -1086492141
.word 1059529653
.word -1087731373
.word 1056164544
.word -1088303084
.word -1089875768
.word -1098044722
.word 1051360460
.word -1082303918
.word 1046084168
.word -1099646808
.word -1092095898
.word -1085385622
.word -1082999615
.word -1097520845
.word 1057800309
.word 1049956697
.word 1063840004
.word 1033188392
.word 1060953687
.word 1058731779
.word 1049409054
.word 1060496507
.word 1059760868
.word 1057334698
.word -1089623157
.word -1093652678
.word -1083921693
.word 1057796552
.word 1060563289
.word 1049644151
.word 1059527966
.word 1062419950
.word 1052981675
.word -1091003933
.word -1084110786
.word 1050553625
.word -1090107279
.word 1051230639
.word 1054771207
.word -1083896531
.word -1084956917
.word 1059812718
.word -1087588888
.word -1094776430
.word 1055508432
.word 1053199962
.word -1089563009
.word 978893306
.word 1060118285
.word 1027689988
.word 1033722156
.word 1050842839
.word -1085094689
.word 1053431297
.word 1058802655
.word -1121374590
.word -1099303531
.word -1083142451
.word 1053722920
.word -1083244984
.word -1096184709
.word -1126576293
.word 1046847893
.word 1063478729
.word -1107988112
.word -1095308082
.word -1088891628
.word -1090960375
.word -1103522558
.word 1038904444
.word -1088857160
.word 1046105009
.word -1101911553
.word -1094748840
.word -1088662121
.word -1090662057
.word -1098651483
.word 1058369001
.word -1094812426
.word 1064579428
.word -1088294448
.word 1055355665
.word 1042979309
.word 1061554099
.word -1097996498
.word -1089560572
.word -1082378023
.word -1092492944
.word 1057991739
.word -1095484929
.word 1064854806
.word 1062929308
.word -1090047381
.word 1060076022
.word 1050998639
.word 1064568881
.word 1062428511
.word 1043692486
.word -1086689104
.word -1091222650
.word -1142659523
.word 1062864358
.word 1062901490
.word 1057211854
.word -1083078190
.word -1118395820
.word -1113349507
.word -1095370529
.word -1095006141
.word -1089416286
.word -1083278431
.word 1051767673
.word 1059286161
.word 1060513398
.word 1051316213
.word -1082352082
.word 1057320295
.word 1059586734
.word -1092636071
.word 1050424034
.word -1084674909
.word 1052067161
.word 1060163884
.word 1063681404
.word 1056131827
.word 1046502558
.word 1063431185
.word 1054329085
.word -1084145808
.word 1063564283
.word -1089760473
.word 1062010050
.word 1048537202
.word 1033693836
.word -1086396081
.word -1088613565
.word -1087160246
.word 1032729902
.word 1061325898
.word -1111013678
.word -1097276389
.word 1016109085
.word -1098251238
.word -1093690297
.word -1147062471
.word -1123672187
.word -1087362091
.word 1060370625
.word -1111866483
.word 1060964596
.word 1045380140
.word 1051543426
.word -1093579531
.word 1058839902
.word -1086978313
.word 1062693955
.word -1120497485
.word -1107143143
.word -1085841589
.word 1045914773
.word 1049820418
.word -1087101482
.word -1105541620
.word -1085734506
.word 1054547455
.word 1063236168
.word -1095741561
.word -1086228657
.word 1062769749
.word 1040300009
.word 1042985024
.word -1105734405
.word -1085979807
.word -1082145041
.word -1100673100
.word -1087956943
.word 1055892695
.word -1083610481
.word 1057888778
.word 1037365192
.word -1093403986
.word 1064326348
.word 1057224005
.word -1107116578
.word 1057143478
.word 1063648809
.word 1057435982
.word -1092377255
.word -1098038254
.word -1090249349
.word 1038188151
.word -1097460954
.word -1088898002
.word 1042053519
.word -1088961035
.word 1064485754
.word -1089256071
.word -1096811716
.word 1059726091
.word -1103765018
.word -1083266926
.word -1097395190
.word 1060849190
.word 1063011270
.word -1111360282
.word 1037647105
.word -1099888164
.word -1090693953
.word -1089909068
.word -1087484679
.word 1058960753
.word 1058875424
.word -1096941164
.word 1060232634
.word -1092530632
.word 1063821294
.word 1047476236
.word -1102889716
.word -1095726692
.word -1103210850
.word -1089620722
.word -1084486900
.word -1082196789
.word 1025450422
.word 1059489723
.word -1093027793
.word -1089229879
.word 1052895474
.word 1057496674
.word 1057066893
.word 1062916815
.word 1060744560
.word -1093381719
.word 1059551797
.word 1058312962
.word -1178947981
.word -1083851879
.word -1084721417
.word 1058894727
.word 1026687575
.word 1051667002
.word -1087223748
.word -1086940971
.word -1089162318
.word -1097535730
.word -1091422241
.word 1057265629
.word -1084711447
.word -1086905056
.word -1090078258
.word 1038711551
.word -1101766635
.word -1083466240
.word -1097969103
.word -1088228389
.word -1082591273
.word -1087381698
.word 1063218355
.word 1058942179
.word -1084894072
.word -1094435420
.word 1053583451
.word -1102851596
.word 1058981612
.word 1037688168
.word 1065138845
.word 1046497103
.word 1043857514
.word -1082774350
.word 1058142009
.word -1085299790
.word 1064086276
.word 1061066765
.word 1049345619
.word 1032084890
.word 1050723655
.word 1057951673
.word -1096231853
.word -1089780078
.word 1063604521
.word 1061966329
.word 1063297560
.word 1058913505
.word 1054986822
.word -1088128317
.word 1065169666
.word -1094721024
.word 1056322967
.word 1063758402
.word 1054573592
.word -1092851622
.word 1034557776
.word 1060223093
.word -1088791577
.word -1090138654
.word 1060613565
.word -1083506126
.word -1092060021
.word -1094590466
.word 1046662232
.word 1061174314
.word -1088233798
.word -1098755675
.word -1083059501
.word -1086815037
.word -1087589049
.word -1101709849
.word -1082810097
.word -1088506336
.word 1058633717
.word -1111249786
.word -1091922253
.word 1060939374
.word -1103820688
.word 1059928348
.word -1082679457
.word 1050903933
.word -1092967491
.word 1032411355
.word 1061493545
.word 1061459613
.word 1065114818
.word -1101785827
.word 1046504645
.word 1057778531
.word 1064971155
.word -1102388506
.word 1063913124
.word 1043758556
.word -1099539125
.word 1052137088
.word 1055390687
.word -1121693735
.word 1062300785
.word -1084134447
.word 1059171144
.word 1059629372
.word -1103621881
.word -1099723423
.word 1060988365
.word 1060510566
.word 1061575942
.word 1050987364
.word 1055977255
.word 1048977472
.word -1088262821
.word 1055668168
.word 1035208104
.word 1060292427
.word 1031445256
.word 1063987534
.word -1105764658
.word -1101706355
.word 1061585671
.word 1025246663
.word -1082894323
.word -1088498203
.word -1085984968
.word 1061532151
.word 1051141654
.word 1054204369
.word 1036062122
.word 1056500010
.word -1086824653
.word 1015889968
.word -1091846783
.word -1089127643
.word -1092541660
.word -1087258600
.word 1056747057
.word -1082239025
.word -1089466042
.word -1115417261
.word 1061015909
.word -1087690589
.word 1058544756
.word -1088753728
.word 1038184086
.word -1088851405
.word 1060720725
.word 1059963499
.word -1088697210
.word -1084119884
.word -1106332729
.word 1063236401
.word 1050750262
.word -1091961282
.word -1090082777
.word -1093491798
.word -1085615824
.word -1097242145
.word 1009230500
.word 1042665136
.word 1065041613
.word -1088046891
.word -1103382986
.word -1095597453
.word -1102387731
.word 1058472367
.word -1102133805
.word 1024091918
.word -1126005399
.word 1047699790
.word -1091421533
.word 1064587474
.word -1089906345
.word -1088784880
.word 1061599606
.word 1061673339
.word 1049890907
.word -1092533838
.word 1026553159
.word 1055532570
.word 1047690872
.word 1043032359
.word 1059221506
.word 1042161020
.word -1086314855
.word 1063048826
.word 1062000831
.word -1095820254
.word -1110289671
.word -1085531937
.word -1086851549
.word -1086675280
.word -1105455845
.word -1087116932
.word -1129430885
.word 1064703244
.word -1088866736
.word 1044418164
.word -1090317873
.word -1092617874
.word -1095470231
.word 1036718589
.word -1087779616
.word -1084896334
.word 1058434338
.word -1083140906
.word 1058875172
.word -1090118779
.word 1055113829
.word -1097330538
.word -1083563522
.word 1057884752
.word -1085210729
.word 1062395838
.word 1060394292
.word -1085160432
.word 1065336497
.word -1082654694
.word 1023356539
.word 1048432876
.word 1062594386
.word 1043193528
.word -1097161437
.word 1049903058
.word 1059852659
.word 1064465032
.word 1051084334
.word 1061998008
.word -1085730338
.word -1091757462
.word 1059635421
.word 1039288311
.word -1089809408
.word -1096023396
.word 1061910667
.word 1059064001
.word 1047094047
.word 1057527604
.word -1082988119
.word 1044309077
.word 1062997576
.word -1131008758
.word 1064800688
.word -1106199058
.word 1064650376
.word 1049057814
.word -1088315766
.word 1060061649
.word -1090058212
.word 1050074517
.word -1092558473
.word 1053308457
.word 1014959206
.word -1087475917
.word 1041646302
.word -1086217280
.word 1052978077
.word 1055047004
.word 1064749270
.word -1118845588
.word 1058029338
.word 1044615278
.word 1056380720
.word -1098121599
.word 1065028421
.word 1045106377
.word 1059952633
.word 1057474914
.word 1044984594
.word -1146551530
.word 1021313076
.word -1098664432
.word -1089227790
.word -1096188710
.word 1053246043
.word 1032994218
.word 1063930158
.word 1057463543
.word -1112642399
.word -1087294243
.word 1033964427
.word -1107603242
.word -1105307081
.word -1090937222
.word 1026715848
.word 1062953045
.word 1051994327
.word 1060455960
.word -1087143456
.word 1034207716
.word -1113411547
.word 1057698640
.word 1051802070
.word -1087492877
.word -1089306363
.word 1047769466
.word 1032422668
.word 1062876798
.word -1097187550
.word 1057363283
.word 1035295319
.word 1063426662
.word -1096110840
.word -1083570129
.word 1059602326
.word 1045370791
.word -1087823198
.word 1059334753
.word 1061929384
.word -1096134661
.word -1097310617
.word 1054524651
.word 1058674105
.word 1052107546
.word -1093177664
.word 1052104582
.word -1085372903
.word -1087257487
.word -1086840624
.word 1058314968
.word 1064667970
.word -1083105213
.word 1064691671
.word 1039383126
.word -1082575557
.word -1088379361
.word 1051307143
.word -1093363440
.word 1046922120
.word -1101134420
.word 1060597775
.word 1041804563
.word -1101424773
.word 1060012116
.word 1059906639
.word 1030900888
.word -1100811785
.word -1099855300
.word 1043085693
.word -1087000213
.word 1062717354
.word -1096183842
.word 1047326122
.word -1086912122
.word -1090765821
.word 1057844151
.word -1092633392
.word -1096016759
.word 1041037408
.word 1060980191
.word 1056737202
.word 1049704991
.word -1088782214
.word -1091385373
.word 1048530054
.word 1051050194
.word 1064239426
.word -1087976369
.word -1086438331
.word -1088030822
.word 1038861014
.word -1114812602
.word 1025624226
.word 1060869166
.word 1056548019
.word 1062144657
.word 1062461125
.word 1057817339
.word 1063522122
.word 1042066319
.word 1053649371
.word 1044359814
.word 1058246169
.word -1091696670
.word 1060910144
.word -1121892854
.word -1090486709
.word -1084597920
.word 1053098265
.word 1060721989
.word 1063165707
.word 1060288594
.word -1115862827
.word -1098106384
.word -1114074172
.word -1086250780
.word -1084494604
.word -1087012402
.word -1084083375
.word 1051139091
.word 1061271093
.word -1088173290
.word -1089906142
.word -1088894021
.word -1103127589
.word 1061330181
.word 1044642282
.word -1085964966
.word -1094841823
.word 1060711610
.word -1096387241
.word -1087955083
.word -1083761755
.word -1109316879
.word 1063066943
.word 1061369164
.word 1056450260
.word -1094655255
.word -1082781787
.word 1052753653
.word -1098059589
.word 1064479981
.word 1063534743
.word 1047447174
.word 1063150274
.word -1102141476
.word -1087560497
.word 1064717923
.word 1036048615
.word -1112580927
.word 1052772357
.word -1098057280
.word 1031511508
.word -1103388221
.word 1041661424
.word -1096988998
.word -1106348442
.word 1040579323
.word -1115285878
.word 1065164018
.word -1085390498
.word 1061382040
.word 1041740035
.word -1092794596
.word -1088972417
.word -1088944746
.word -1095010801
.word 1062678370
.word 1058173456
.word -1085054994
.word -1082630020
.word -1089606003
.word 1051080777
.word 1027698348
.word 1043079707
.word 1003491936
.word 1062840614
.word 1049804909
.word 1044955022
.word 1049890039
.word 1051421452
.word 1063193766
.word -1086247401
.word 1059042819
.word 1034730502
.word -1086553410
.word 1053626200
.word 1062271667
.word -1090507841
.word 1055390665
.word 1049642970
.word 1059178691
.word 1056040758
.word 1057400627
.word -1107314648
.word -1084094969
.word -1090500753
.word 1059172864
.word -1128276619
.word -1090165145
.word -1121661083
.word -1086106643
.word 1064492818
.word -1089298651
.word -1098537110
.word -1090416559
.word 1058406333
.word -1095134013
.word -1084053520
.word -1084885970
.word 1051503652
.word 1050207357
.word -1086410245
.word -1082468515
.word -1090904280
.word -1180973488
.word -1106433008
.word -1088384857
.word -1082626739
.word -1088816356
.word -1082138355
.word 1039069664
.word -1085715206
.word 1060993124
.word 1062945442
.word -1089593862
.word -1131782274
.word -1085912950
.word -1085774992
.word -1088827144
.word 1063437528
.word 1058257725
.word 1059713219
.word -1095250209
.word -1094209706
.word 1045370921
.word -1130570832
.word -1089404035
.word 1049880716
.word 1064725471
.word 1061697859
.word -1096816818
.word -1086335571
.word 1045601686
.word 1062064957
.word -1086608627
.word -1092995503
.word 1060099808
.word -1093917943
.word -1098310835
.word -1094736622
.word 1059195852
.word -1082596541
.word -1104472265
.word 1058779513
.word -1083211721
.word -1093121132
.word 1056952661
.word -1090819856
.word -1127099793
.word -1105036744
.word 1052283897
.word 1047080475
.word -1106380351
.word -1114578087
.word 1031977702
.word -1104356106
.word -1089249497
.word -1104803579
.word 1057444790
.word 1058328316
.word 1055100013
.word 1062992466
.word -1104243636
.word -1092526410
.word -1103282716
.word 1059917579
.word -1136619012
.word -1100141998
.word -1101589181
.word -1090217877
.word -1085389024
.word 1042330778
.word 1063542550
.word 1053739171
.word 1058173096
.word -1088771762
.word -1096220720
.word 1023465476
.word 1060048051
.word -1085677434
.word 1062589611
.word -1115421012
.word 1064317562
.word -1095722396
.word -1082520997
.word 1063780588
.word -1088033449
.word -1085872003
.word -1097247691
.word -1093079557
.word 1061157430
.word -1087131219
.word -1087747590
.word -1089372161
.word -1082846662
.word 1063911868
.word 1061510445
.word 1035814455
.word 1062746036
.word -1088617565
.word -1087444277
.word 1052218777
.word 1064255939
.word 1047676513
.word -1083875861
.word -1087611509
.word 1055450743
.word -1091393938
.word -1089243961
.word -1088088844
.word -1082462305
.word 1050979181
.word -1085487138
.word 1031661144
.word -1088686034
.word 1042485409
.word -1095895647
.word 1052933547
.word -1083420059
.word -1124718038
.word -1103347881
.word 1039871781
.word 1063468330
.word -1088565358
.word -1083462528
.word 1052027462
.word -1083295134
.word -1094585197
.word 1061585452
.word 1062618157
.word 1027698292
.word 1056459088
.word -1083151239
.word 1048963731
.word 1041435285
.word -1096440803
.word 1056409834
.word -1093097239
.word 1052165211
.word -1084749233
.word 1064445628
.word -1090654858
.word 1064888102
.word 1042069932
.word -1086896925
.word -1088555621
.word -1096145876
.word -1104195350
.word 1062698579
.word -1124277067
.word -1088397057
.word -1086673106
.word -1086433497
.word -1086595371
.word -1092223845
.word 1052343709
.word 1051174344
.word 1058806221
.word -1105786361
.word -1091519120
.word -1100104343
.word 1046903305
.word -1113087200
.word 1061887109
.word 1049167504
.word -1094152939
.word -1084697480
.word -1085884811
.word 1039697696
.word -1102948315
.word -1083902237
.word -1088289947
.word 1064142199
.word -1086619099
.word 1048911936
.word -1086929161
.word 1055950057
.word -1088692081
.word -1087415373
.word -1086399289
.word -1089909889
.word 1058417199
.word 1041851983
.word 1053662072
.word -1086833584
.word 1058955390
.word -1098684854
.word -1084429480
.word 1063572592
.word 1063034618
.word -1087081460
.word 1042144514
.word -1113660898
.word -1098830562
.word 1063169693
.word 1054573767
.word -1085177631
.word -1086507312
.word -1087207586
.word 1044079563
.word 1060144949
.word -1118876184
.word -1087078405
.word 1055383941
.word -1095046545
.word -1083988931
.word 1017095996
.word 1062798776
.word -1115344782
.word -1109458512
.word -1104378025
.word 1063885763
.word 1054553130
.word 1060196789
.word 1040563202
.word 1053986499
.word -1102604711
.word 1058007348
.word 1057028282
.word 1062028065
.word 1061925935
.word -1096291241
.word 1061517768
.word 1047712965
.word -1085589913
.word 1057599200
.word -1113775575
.word 1055103627
.word 1059036142
.word -1090507902
.word -1083969218
.word 1053257808
.word -1083542532
.word 975905896
.word -1107791460
.word 1045667637
.word -1093555258
.word -1119140631
.word -1096783168
.word -1082217013
.word 1051747337
.word 1048603812
.word 1062760101
.word -1086680349
.word 1048553892
.word 1057696121
.word 1013145179
.word -1115113096
.word -1085428475
.word -1100737725
.word 1055686081
.word -1094594656
.word -1091720288
.word -1095110282
.word 1058911951
.word -1096679369
.word 1040638363
.word 1031722174
.word -1084114944
.word 1053636399
.word 1042789708
.word -1090036392
.word 1057855014
.word 1064202182
.word 1053946818
.word -1102873482
.word 1029345763
.word -1083610514
.word 1062395332
.word 1061271923
.word -1084652026
.word 1037646679
.word 1061123520
.word -1089515372
.word 1064953610
.word 1057074063
.word -1114205401
.word 1059239777
.word 1058771988
.word -1094430044
.word -1088156219
.word 1035452777
.word 1060696229
.word -1094920246
.word 1060064876
.word -1123419919
.word 1045208422
.word 1051992606
.word -1092754201
.word 1060477789
.word -1133217136
.word -1089695015
.word -1085921256
.word 1054963984
.word 1060994012
.word -1096481596
.word -1105735179
.word 1060731549
.word -1086422410
.word -1086441649
.word -1138526279
.word 1057804725
.word 1041719165
.word 1061614960
.word -1088414975
.word -1115974380
.word -1093870413
.word 1063080102
.word 1051181718
.word 1061424645
.word -1083704385
.word 1057697038
.word -1090060395
.word 1057718451
.word 1055419983
.word -1093105857
.word 1062055749
.word 1056852244
.word -1098743536
.word -1083121921
.word -1114793013
.word 1015520014
.word 1057135719
.word -1125478408
.word -1106190886
.word 1063205749
.word -1086274487
.word 1043052707
.word -1103492956
.word 1056838318
.word 1062904121
.word 1053217271
.word 1056941803
.word 1043443697
.word 1023992481
.word 1059168257
.word -1084935531
.word -1090119305
.word 1051010632
.word 1020786024
.word 1064497281
.word -1098773709
.word -1104546782
.word 1051317413
.word 1062144269
.word 1042526997
.word -1092593433
.word -1083074157
.word -1082670325
.word 1049025759
.word 1060504294
.word -1098082297
.word 1064172210
.word 1040250694
.word 1060174193
.word -1088707992
.word 1049728676
.word -1093147576
.word -1093556396
.word -1105466512
.word 1059160220
.word 1039938397
.word -1088084570
.word 1052272135
.word 1060049699
.word 1061202513
.word -1089151783
.word -1091555303
.word -1114789280
.word 1043521306
.word 1051974035
.word 1053435196
.word 1060492554
.word -1088529371
.word -1086802108
.word -1082565151
.word 1064339147
.word 1058632381
.word -1095813480
.word -1094306149
.word -1089310612
.word -1088460181
.word -1087550314
.word 1065251767
.word -1085745264
.word 1061809502
.word -1115313350
.word -1082319333
.word 1061141962
.word 1054043668
.word 1045667582
.word 1058191292
.word 1064321385
.word 1061044285
.word 1061254192
.word -1097394478
.word 1046372560
.word 1047244587
.word -1090440949
.word 1056038580
.word -1084349189
.word 1063156241
.word -1083719483
.word -1114693751
.word 1061366602
.word 1059215963
.word -1090569807
.word -1097758153
.word 1046847669
.word 1054043725
.word -1084949261
.word -1094691076
.word 1042113416
.word -1082902233
.word -1089758013
.word 1059274613
.word 1055805616
.word 1033731676
.word 1049150564
.word 1057733718
.word 1061643622
.word -1095101496
.word 1056286361
.word -1088826006
.word -1086511877
.word -1085888744
.word -1087070320
.word -1096876808
.word -1089242599
.word -1123284330
.word -1094263230
.word -1085642217
.word -1104313893
.word 1046550351
.word -1096443021
.word 1062595430
.word -1083263795
.word -1084957712
.word -1103266360
.word 1064448005
.word 1063083942
.word 1063959348
.word -1101991350
.word -1085365358
.word -1091037661
.word 1064920957
.word -1101724928
.word 1059437760
.word 1036313670
.word -1085481538
.word 1052031507
.word 1063965309
.word -1086594275
.word -1100288745
.word -1095267020
.word 1055929675
.word -1084489995
.word -1083174610
.word 1053266118
.word 1055569603
.word 1057685578
.word 1059901011
.word 1064414182
.word -1085921619
.word 1049011699
.word 1062713977
.word 1051906340
.word 1062265185
.word -1100499223
.word 1041486373
.word -1088663677
.word 1057630583
.word 1059577818
.word -1086730658
.word -1102600123
.word -1097025074
.word 1060747226
.word 1059955714
.word 1048595391
.word -1089316572
.word 1038460393
.word -1099819508
.word 1061463805
.word -1085498441
.word 1036929039
.word 1038691779
.word -1125730762
.word -1114303729
.word -1090263212
.word 1061926721
.word 1057057556
.word -1090649085
.word -1095115659
.word -1097160564
.word 1064368558
.word 1030181870
.word 1060874157
.word 1058352658
.word -1105014070
.word 1062461453
.word -1104742058
.word 1052010548
.word 1064017840
.word -1097877810
.word -1093808242
.word -1106869906
.word 1033070205
.word 1061927236
.word -1095612491
.word 1064450344
.word -1103041511
.word 1065006250
.word -1106813379
.word 1058404640
.word -1083896563
.word -1082163215
.word -1086864223
.word -1087056682
.word 1047738330
.word 1061448033
.word -1099170671
.word -1086024628
.word 1041160561
.word -1089753012
.word 1056318871
.word -1095359246
.word -1090736511
.word 1062534830
.word 1039857600
.word 1043835195
.word 1059159155
.word -1084000129
.word 1063027488
.word 1064740305
.word -1146918237
.word 1051659468
.word 1059561856
.word -1085034401
.word 1037026072
.word 1053659971
.word -1084973214
.word 1062537790
.word -1087880755
.word 1022964433
.word -1086853849
.word -1088969772
.word -1095339697
.word 1059886118
.word 1058751224
.word -1087040640
.word 1020153854
.word 1061377434
.word -1098631676
.word 1055501105
.word 1059086641
.word 1042694140
.word 1064753944
.word 1063159801
.word -1115221792
.word -1086947678
.word -1083020157
.word -1084599657
.word 1061855549
.word 1062409324
.word -1094901799
.word 1039297048
.word -1086940815
.word 1057789469
.word -1157379219
.word 1061141382
.word -1104028765
.word 1043553734
.word 1034412411
.word -1085404788
.word 1064899670
.word -1115956740
.word -1097449258
.word 1063439259
.word 1056915325
.word -1085336994
.word 1052412760
.word -1083042833
.word -1097704247
.word -1120699835
.word 1050387318
.word 1052356008
.word -1089794979
.word 1043512751
.word 1041201075
.word -1087093737
.word -1088045039
.word 1062521959
.word -1095050421
.word -1086655417
.word 1011097903
.word 1061936343
.word -1100393978
.word -1083349630
.word 1031188503
.word -1091015509
.word 1045107770
.word -1090020368
.word -1096508713
.word -1084822065
.word -1103080982
.word -1094003925
.word 1052522006
.word -1083428018
.word 1063566592
.word -1090444645
.word 1059702395
.word 1063471045
.word 1049149898
.word 1065090034
.word -1087708599
.word 1033052604
.word -1086603856
.word 989085288
.word -1096675226
.word -1091607891
.word 1058136757
.word -1089571091
.word -1087987414
.word 1058046114
.word 1058395312
.word -1092766998
.word 1062786510
.word -1091791152
.word -1094563402
.word -1137976514
.word 1059551515
.word -1083920916
.word -1087342270
.word -1096115224
.word -1120068323
.word -1091746746
.word -1082212891
.word 1057402083
.word -1114856691
.word -1084547893
.word -1099593877
.word -1090114000
.word 1039452768
.word -1084843870
.word -1091882467
.word -1082551184
.word -1087490456
.word 1057093713
.word 1035758340
.word -1087592089
.word 1057880397
.word 1052195563
.word 1055389295
.word -1082269554
.word 1041511147
.word 1035309058
.word 1060458584
.word 1058295900
.word 1063710702
.word 1009488067
.word 1038533514
.word 1028813057
.word -1088043368
.word 1050990539
.word -1092750066
.word -1091140004
.word 1059509103
.word 1064055488
.word -1086294549
.word -1123439821
.word 1047694997
.word -1120788793
.word 1041919518
.word -1101079992
.word 1051793548
.word -1091460521
.word 1059900638
.word -1082355493
.word -1085742906
.word 1049271497
.word 1058571733
.word -1090989837
.word 1046731022
.word -1084645835
.word -1089257654
.word -1100863162
.word -1086333980
.word 1061042136
.word 1055753051
.word 1046886838
.word 1064269583
.word 1002946718
.word 1062515817
.word 1021144573
.word -1088023197
.word 1056024489
.word -1105905561
.word 1059497082
.word -1098365244
.word -1082761618
.word 1052094362
.word -1103328296
.word -1085056010
.word 1058566751
.word 1055242580
.word -1084820290
.word 1050326161
.word -1086568264
.word -1083958464
.word 1063344960
.word -1097860764
.word 1017103716
.word -1090325842
.word 1055196397
.word 1052780959
.word 1064756664
.word 1043049153
.word 1010977561
.word 1064651711
.word 1050770307
.word 1044472486
.word 1054194712
.word -1089838453
.word -1093112495
.word 1037023288
.word -1099883055
.word -1085384465
.word -1088553525
.word 1051953534
.word -1086516993
.word 1049981698
.word 1051442740
.word 1062535461
.word -1088681267
.word -1092633229
.word -1087409954
.word -1090483678
.word -1083917865
.word -1098496147
.word 1055435097
.word 1046779338
.word 1058731054
.word -1087183720
.word 1063085660
.word 1052392891
.word -1095398812
.word -1089260603
.word 1054382982
.word -1098154027
.word -1108379001
.word 1057754368
.word -1083962127
.word -1084072184
.word -1083979231
.word 1046405742
.word 1042191503
.word -1096113086
.word -1085048203
.word -1082831746
.word 1062838560
.word -1094170070
.word 1064624717
.word 1029560031
.word 1036678280
.word 1062868573
.word 1052332739
.word -1083777651
.word -1117390028
.word 1057335230
.word 1049025090
.word -1104876219
.word -1082403775
.word -1096118307
.word -1089738309
.word 1059099708
.word 1053902149
.word 1061237780
.word 1063168367
.word 1052342246
.word 1062896825
.word -1087181872
.word -1087634277
.word 1062042332
.word 1051552312
.word -1124861668
.word -1084121702
.word -1097340078
.word -1082705891
.word -1086540081
.word 1006883189
.word 1065180695
.word -1084941644
.word 1055439660
.word -1083241055
.word -1088093685
.word 1037437055
.word -1089924687
.word -1083186695
.word 1058640841
.word -1085668589
.word 1062355015
.word 1062300305
.word -1084843199
.word -1104082816
.word -1103217650
.word -1087629064
.word -1093454212
.word 1041346505
.word 1061865849
.word -1086722113
.word -1092331601
.word -1084515794
.word -1085770971
.word 1054910283
.word 1053615646
.word 1043712324
.word -1092687306
.word 1057766823
.word 1028346566
.word -1092459345
.word -1112582516
.word -1127544832
.word -1085837926
.word -1090321029
.word 1050921030
.word 1060685906
.word 1061501560
.word 1062165035
.word -1102518643
.word -1109884112
.word -1097173739
.word 1058870873
.word -1082641847
.word 1013768115
.word -1087686552
.word 1061165253
.word 1060267345
.word -1089453930
.word 1060760052
.word -1100414863
.word 1059741046
.word -1107348358
.word 1056613974
.word -1089190531
.word 1059123623
.word -1097371834
.word 1047928961
.word -1105239894
.word -1084043943
.word 1053226385
.word -1087769889
.word 1052393805
.word -1094837969
.word 1058024252
.word 1037197748
.word -1096528331
.word 1051405605
.word -1093818635
.word 1060768481
.word -1102779154
.word -1109581539
.word 1063644923
.word 1055511107
.word 1063520176
.word -1086446019
.word 1024081100
.word 1061766093
.word 1063868491
.word 1049863959
.word -1098942585
.word -1092802426
.word -1112696381
.word -1091343909
.word -1095125373
.word 1059932678
.word 1000346858
.word -1100405651
.word -1115578191
.word -1082293824
.word -1087021229
.word -1097067302
.word -1091180405
.word -1088954481
.word -1087896158
.word 1058380158
.word -1090744915
.word -1156882489
.word -1091182693
.word 1059017553
.word -1098610857
.word 1064410763
.word -1086884385
.word -1086067755
.word 1051075397
.word 1037927014
.word -1085643863
.word -1088015567
.word 1061182563
.word 1050302550
.word 1058985966
.word 1053978827
.word -1084163096
.word -1085826899
.word 1058919297
.word 1033487843
.word 1051629834
.word -1089623528
.word 1049500797
.word 1057425980
.word -1090866507
.word 1057205428
.word 1047223255
.word 1041138521
.word 1061892969
.word 1062594292
.word 1061899134
.word -1110722224
.word 1038053192
.word 1053042882
.word 1049332619
.word 1060036023
.word 1057347518
.word 1047630017
.word -1098253672
.word -1110144927
.word -1082229686
.word 1061242523
.word 1062103610
.word -1082171648
.word -1149115975
.word -1084248247
.word -1086225621
.word 1060382348
.word -1114453107
.word 1034053221
.word -1108804753
.word 1062470691
.word -1110240652
.word 1027235838
.word 1051282447
.word -1088576056
.word 1062465690
.word -1090392339
.word -1094846059
.word 1060714136
.word 1043145046
.word 1063434120
.word -1090637289
.word 1038764743
.word 1054547410
.word -1120202257
.word 1019875464
.word 1043584182
.word -1095559659
.word -1083145874
.word -1101252321
.word 1063793760
.word -1117601488
.word -1082424635
.word 1053807804
.word 1061258777
.word -1087240394
.word 1052712609
.word 1056424684
.word 1061744376
.word 1064996233
.word -1108790617
.word -1088337718
.word 1057178394
.word -1084997590
.word -1099512807
.word 1009772154
.word -1092576511
.word 1064274945
.word -1082911447
.word -1082395194
.word -1086407329
.word -1091652075
.word 1023779746
.word 1050383832
.word -1102273575
.word 1059889171
.word 1055242558
.word -1087467882
.word 1049361091
.word 1044757637
.word -1095791834
.word -1091016326
.word -1089075075
.word 1053377632
.word -1082426978
.word -1084604175
.word 1061555086
.word -1089004795
.word 1062634509
.word -1088117587
.word -1096828761
.word -1083999605
.word 1050409074
.word -1085316443
.word -1089943722
.word 1063316491
.word 1052357801
.word -1098758409
.word 1058714627
.word -1082511838
.word 1048607134
.word 1057796767
.word -1085550370
.word 1046990439
.word 1013016710
.word 1062328427
.word 1044258393
.word -1092181445
.word 1036212529
.word 1060938662
.word -1089142900
.word -1118442729
.word 1053419527
.word -1091826860
.word 1041193770
.word -1085650814
.word 1060194962
.word -1089166734
.word -1089100681
.word -1082683035
.word -1139723149
.word -1118481123
.word -1082136892
.word -1082703865
.word 1052481401
.word 1023693910
.word 1042848360
.word 1050262446
.word -1095866447
.word -1099702403
.word -1097510242
.word -1085924065
.word -1105988032
.word 1059654493
.word -1088392897
.word -1082214904
.word 1042604520
.word -1096316858
.word 1026054031
.word 1011522663
.word 1061111536
.word -1090989418
.word 1004200102
.word 1059172922
.word -1084960841
.word 1055273682
.word 1061475080
.word 1064151205
.word 1062209971
.word 1052046137
.word -1084274816
.word -1089191449
.word -1083591256
.word -1085830070
.word 1057550415
.word 1051137989
.word 1053455873
.word -1084779489
.word 1044991723
.word -1098527885
.word 1061162109
.word -1110194021
.word -1102165621
.word -1101348155
.word 1058287023
.word -1106906410
.word -1085911869
.word -1128921325
.word 1040320988
.word 1061759211
.word 1025208273
.word 1062620893
.word -1102866538
.word 1037742170
.word 1065190446
.word 1058949985
.word 1055631004
.word 1060594859
.word -1104986301
.word -1089508842
.word -1105802210
.word -1082762905
.word -1096300401
.word -1085922762
.word 1051973040
.word -1087460864
.word 1051669344
.word -1086441519
.word 1060331968
.word 1064005190
.word 1059084296
.word -1105136050
.word 1061693813
.word 1051929885
.word 1052308438
.word 1050698057
.word 1058343447
.word 1057879039
.word 1060508257
.word 1051343347
.word 1042876996
.word -1100360620
.word 1063670977
.word 1059546529
.word -1120304519
.word 1023847891
.word 1061892098
.word -1087099403
.word -1083780490
.word -1102556225
.word -1119829754
.word 1056534631
.word 1043607370
.word 1062300245
.word -1100626366
.word 1063708616
.word -1105402949
.word -1091433472
.word -1089051509
.word 1055365410
.word 1065293554
.word -1084661674
.word -1093746965
.word 1064068549
.word -1118609791
.word -1094534320
.word -1097232789
.word 1061402050
.word 1061552561
.word 1016052607
.word -1093849574
.word 1063882775
.word 1065349300
.word -1090161320
.word -1095023068
.word 1056213405
.word -1118434214
.word -1091214984
.word 1059400012
.word -1087120881
.word 1052258143
.word 1059282060
.word 1038930231
.word -1087592920
.word -1105563173
.word -1085068886
.word -1090445050
.word 1057976569
.word -1104973506
.word 1065313748
.word 1060366657
.word -1083028109
.word -1137468985
.word -1094419525
.word 1063216974
.word -1092078398
.word -1088242050
.word 1064226662
.word -1085473200
.word -1100571053
.word 1048615042
.word -1088872396
.word -1105266797
.word 1064811924
.word -1132408359
.word 1048595157
.word 1045874845
.word -1094511478
.word -1087510878
.word 1042549467
.word -1086328039
.word 1058590606
.word -1112279254
.word 1059353720
.word 1048965734
.word -1109063471
.word 1050259454
.word 1050856587
.word 1030735123
.word -1084769330
.word 1061330169
.word -1082476610
.word 1064358387
.word 1063113258
.word 1057862141
.word 1040339075
.word 1057469705
.word 1060742357
.word 1052157692
.word -1101602627
.word -1104662916
.word -1083995083
.word 1024888231
.word 1062056428
.word -1088926428
.word -1151100864
.word 1038726961
.word -1092939507
.word 1060639178
.word 1051456507
.word 1017757797
.word -1090130699
.word -1105954006
.word 1056648082
.word 1055686341
.word -1083858316
.word -1083879660
.word 1051709900
.word -1087425697
.word -1132701859
.word -1091760970
.word 1063407814
.word 1044725104
.word 1046998760
.word -1085684663
.word -1102898040
.word -1089569214
.word -1106324507
.word 1045004822
.word 1064998279
.word -1097541108
.word -1088978657
.word -1113751676
.word -1091624829
.word 1043313662
.word 1053884832
.word -1085172040
.word -1096285537
.word 1061834620
.word -1082508068
.word -1082471357
.word -1090101705
.word -1098442616
.word 1016338928
.word -1082392314
.word 1064552517
.word -1084623515
.word 1060201930
.word -1105597596
.word 1060522494
.word -1090776194
.word -1092077311
.word -1104968936
.word 1061089029
.word -1086728003
.word -1086822318
.word 1052625159
.word -1084714544
.word -1147990655
.word -1088908878
.word 1064805813
.word 1057181865
.word 1063501335
.word 1065197494
.word -1087796991
.word 1051389415
.word -1093098892
.word 1057797386
.word -1082333838
.word -1085775870
.word 1050081553
.word 1064200362
.word 1055136643
.word -1094263709
.word -1103425870
.word -1085930657
.word 1054910693
.word 1058275018
.word -1094765383
.word -1097162934
.word -1100442779
.word 1060323007
.word -1083624461
.word 1060880618
.word 1056500016
.word -1082565656
.word 1046340829
.word 1041701657
.word -1086908713
.word -1094981886
.word 1058120711
.word -1113200904
.word -1094839044
.word 1048734945
.word -1084328811
.word 1044570441
.word 1055530284
.word 1064364089
.word -1097314794
.word 1048191501
.word -1099570512
.word -1086049847
.word 1061411332
.word -1088702894
.word -1086609067
.word -1098289139
.word 1060883734
.word -1117697975
.word 1049377723
.word -1087840698
.word 1064800117
.word 1053277869
.word 1057279026
.word -1084489517
.word 1057872545
.word 1059462818
.word -1086226070
.word 1062572084
.word -1106456563
.word 1027826674
.word -1084137582
.word 1055580944
.word 1059481801
.word 1056843339
.word -1093252481
.word -1089419093
.word -1100387956
.word -1104609761
.word 1045520197
.word -1087363353
.word -1087518018
.word 1062228709
.word -1089483494
.word -1089247231
.word -1097629325
.word 1064516353
.word 1060485807
.word 1060824495
.word 1060501464
.word -1102777559
.word -1102904229
.word 1063217129
.word 1040800979
.word -1082475307
.word -1110131994
.word -1117206115
.word -1084428573
.word -1127010063
.word -1089211042
.word -1119038782
.word 1044671433
.word -1085488328
.word -1109306915
.word 1062681508
.word 1052118956
.word 1049398126
.word 1061285384
.word 1061520416
.word 1025601784
.word 1039616171
.word 1051070365
.word -1094542662
.word -1085955205
.word 1056091751
.word 1060374536
.word 1060901675
.word -1088937113
.word 1061329346
.word 1059054273
.word -1083119394
.word -1104550579
.word -1119094723
.word -1120768799
.word -1087781579
.word -1089328319
.word 1054543489
.word 1035461628
.word -1091128891
.word -1111978749
.word 1063470316
.word 1061510990
.word 1008618403
.word -1096187748
.word -1097698560
.word -1114692379
.word 1062574780
.word 1063265080
.word -1087869596
.word 1058372065
.word -1093254361
.word -1097825773
.word 1063081195
.word -1083835549
.word 1062262927
.word 1058911795
.word 1040681692
.word -1100847111
.word -1084601342
.word -1098253350
.word 1052294775
.word -1107964292
.word -1122941959
.word -1086855067
.word 1064908453
.word -1102143970
.word 1051890155
.word -1095929680
.word -1098244297
.word 1056928065
.word -1085693094
.word 1057105672
.word -1083737421
.word -1085845327
.word -1087786207
.word -1085695539
.word -1083553696
.word -1093344833
.word 1060853681
.word -1083742351
.word 1035124847
.word -1092112313
.word 1058272267
.word -1102202067
.word 1063107887
.word 1065060496
.word -1096146879
.word 1045332894
.word 1063360751
.word -1125079904
.word 1036391317
.word -1086063464
.word -1103657255
.word -1083279155
.word -1087120038
.word 1054921347
.word -1091547008
.word 1045963009
.word -1099185570
.word 1064285784
.word 1023989658
.word 1033681402
.word 1054182667
.word 1064723518
.word -1103558426
.word -1106973030
.word -1084920576
.word -1085476109
.word 1060930344
.word 1015475448
.word 1045721344
.word 1050272354
.word 1061614484
.word -1113275212
.word -1097903024
.word 1045428716
.word 1055202898
.word 1057104754
.word 1059386128
.word 1063629513
.word -1087569841
.word 1041820638
.word 1051963430
.word 1058647307
.word -1088739008
.word -1093260030
.word 1061872803
.word -1083069521
.word -1083420492
.word 1057115432
.word 1037040525
.word -1085496451
.word -1100316812
.word 1044976817
.word -1088269577
.word 1049161415
.word 1064409762
.word 1051257819
.word -1083837760
.word 1058031521
.word -1082517410
.word -1088677827
.word 1056930706
.word -1109889335
.word -1093849963
.word 1049076602
.word -1096791480
.word -1091680024
.word -1093031464
.word -1088681699
.word 1063953339
.word 1015961475
.word 1041718440
.word 1058544225
.word -1105908371
.word -1092960719
.word 1047466045
.word 1051507358
.word 1052807430
.word 1063680146
.word 1054432847
.word -1086982563
.word 1034775211
.word -1136063696
.word 1039514936
.word -1099593877
.word -1087292766
.word -1086574563
.word 1062035963
.word 1051897286
.word 1063948998
.word -1112823815
.word -1082312717
.word 1062549904
.word -1087140722
.word -1105585787
.word -1086683868
.word -1105994812
.word -1091899578
.word 1060878656
.word -1093686287
.word 1057348330
.word 1055898362
.word -1089258408
.word -1099465706
.word -1090547877
.word -1094022576
.word 1060198341
.word -1107286711
.word -1095813518
.word 1040780714
.word -1089856702
.word -1084009917
.word -1091390318
.word -1084863203
.word 1061551370
.word 1039207287
.word -1091807698
.word -1090038044
.word -1082838438
.word -1091570823
.word -1116294508
.word 1042170708
.word -1093107622
.word -1090648676
.word -1095614113
.word 1030496291
.word 1057670744
.word -1119958031
.word -1097896713
.word -1083796485
.word 1057385895
.word -1082847387
.word 1040958518
.word -1101375790
.word 1060152952
.word 1049227250
.word -1119335725
.word -1084856283
.word -1097594762
.word 1041819834
.word -1087261413
.word -1128473259
.word -1094937713
.word 1051744688
.word 1062989900
.word 1062657732
.word -1090321337
.word -1123076885
.word 1064277091
.word 1062333855
.word -1121883593
.word -1087895873
.word -1084237929
.word -1093007560
.word 1045797703
.word -1106585134
.word 1058079131
.word 1062347425
.word 1060919780
.word -1086064976
.word -1130352837
.word 1058746620
.word 1054818059
.word -1088686405
.word -1082741996
.word -1089256194
.word 1060200486
.word 1041397477
.word 1063510358
.word 1061365260
.word 1059541895
.word -1082847513
.word 1057331949
.word -1088708406
.word -1082855279
.word 1056214119
.word 1061902176
.word 1041177464
.word 1052660459
.word -1085405479
.word 1062619874
.word -1092499019
.word 1058390437
.word 1064521772
.word 1058862264
.word 1059211899
.word -1089155944
.word 1060828236
.word 1058627552
.word 1039529202
.word -1106009820
.word 1064191837
.word -1129591811
.word 1058189272
.word 1064088605
.word -1086293986
.word 1059148948
.word 1057075911
.word 1025463634
.word -1096859445
.word -1086676234
.word -1083492482
.word -1110123495
.word -1172081322
.word 1037218526
.word -1089451387
.word -1096151209
.word 1056028914
.word 1050110012
.word 1048370955
.word -1086942279
.word 1042563738
.word 1038307396
.word 1046151862
.word 1057663564
.word -1084271109
.word 1053223795
.word -1084801169
.word -1082667159
.word 1059815861
.word -1107572313
.word 1058070715
.word -1087240622
.word 1052310506
.word 1058210861
.word 1035183494
.word -1087258957
.word 1051183061
.word 1049909688
.word -1099479662
.word 1058727637
.word 1035882658
.word -1094163059
.word -1088624419
.word 1027691380
.word 1042360961
.word 1058234560
.word 1055302103
.word 1063283295
.word -1091978652
.word 1054847357
.word 1061942986
.word 1061511374
.word -1085741885
.word 1053782732
.word 1064655178
.word 1061786046
.word -1098477278
.word 1061550276
.word 1056365395
.word -1091807277
.word -1105350523
.word -1107009021
.word 1063705905
.word -1109105404
.word -1111011208
.word -1097441460
.word -1102931154
.word -1101941471
.word 1056982835
.word 1061258793
.word -1093005864
.word -1112221653
.word 1061378213
.word -1089574660
.word 1058262669
.word 1027922566
.word -1085579430
.word 1061270413
.word 1058148052
.word 1063215386
.word -1092412430
.word -1119364104
.word 1049716400
.word -1104215233
.word -1096227756
.word -1082427006
.word 1057893130
.word -1095486282
.word 1061598017
.word -1105745875
.word 1063499881
.word -1096861518
.word 1060518692
.word -1088063097
.word 1041569338
.word 1047498875
.word -1085058533
.word -1094872769
.word -1085868487
.word -1100608316
.word 1049021646
.word 1062830961
.word 1049289417
.word -1083541640
.word -1083017200
.word 1047096951
.word 1061737119
.word 1065284134
.word -1082343943
.word 1034046304
.word -1085680432
.word -1088506178
.word 1062017600
.word 1064814405
.word -1085800900
.word -1097205885
.word 1065265118
.word -1102252866
.word -1110396936
.word 1057684595
.word 1053868539
.word -1109951640
.word 1059280972
.word -1089449026
.word 1040804082
.word -1090463330
.word -1122283805
.word 1060716633
.word 1061124492
.word 1064149281
.word -1086544790
.word 1063545352
.word 1055924362
.word -1100625206
.word 1061305786
.word 1065264951
.word -1086327455
.word -1083157578
.word -1088519722
.word 1062465450
.word 1050053508
.word -1094788294
.word -1097473125
.word 1053496085
.word -1082352547
.word -1112774565
.word 1065349203
.word 1013524334
.word -1085143722
.word 1053943779
.word 1047053697
.word -1088145058
.word -1091499232
.word -1090983062
.word -1086188158
.word -1082607916
.word -1082985404
.word -1105830264
.word -1130992263
.word 1053707102
.word 1031671725
.word -1103435632
.word -1094733633
.word 1058081706
.word 1063332343
.word 1062893008
.word -1090261980
.word 1057160778
.word 1051668111
.word 1052759782
.word -1085580281
.word -1088024765
.word 1061346685
.word 1046817210
.word -1095796479
.word 1064776290
.word -1085549746
.word 1046231023
.word -1120127518
.word 1063189755
.word 1059727352
.word -1089742226
.word -1083138559
.word -1101377542
.word 1057963584
.word -1098711529
.word 1057125267
.word -1087180289
.word -1090178166
.word -1083400355
.word -1083408618
.word 1063145356
.word -1089324007
.word 1065097207
.word -1083610473
.word -1098394417
.word 1027902409
.word -1102576620
.word 1061297852
.word -1093264557
.word -1098460584
.word 1019021935
.word 1053025486
.word -1089240464
.word -1086496114
.word 1036246927
.word 1024945694
.word 1033327827
.word 1058464016
.word 1057779750
.word 1065287727
.word -1089274533
.word -1085031895
.word 1058647084
.word -1115335055
.word 1065115936
.word 1065062982
.word 1061622445
.word -1106328833
.word 1064533756
.word 1062105000
.word 1040887539
.word 1048656142
.word 1056479455
.word 1049270205
.word 1063555539
.word 1054956985
.word 1057222715
.word 1058657163
.word 1064480570
.word 1051577138
.word 1053738601
.word -1083187135
.word 1060815474
.word -1094223387
.word -1093179483
.word -1086106570
.word -1115831573
.word 1056516807
.word -1083077726
.word 1055997291
.word 1065300975
.word -1083047873
.word 1047285681
.word -1088485270
.word 1062650980
.word 1040058004
.word 1060950485
.word -1101061971
.word 1026560512
.word 1046810058
.word 1062334558
.word -1094599892
.word -1096032950
.word 1059477688
.word -1091953362
.word -1087754543
.word 1041893945
.word 1064930648
.word 983384075
.word 1041244015
.word -1098819324
.word -1107402858
.word -1094438384
.word -1095335596
.word 1032738172
.word 1044430689
.word -1084569962
.word -1083765214
.word 1055422922
.word 1057546522
.word 1062112483
.word 1049388142
.word -1086065800
.word 1055601124
.word -1083861887
.word 1053035400
.word 1043167054
.word -1103329359
.word 1023705844
.word 1058994912
.word 1041185470
.word 1056325908
.word 1032126101
.word 1062255567
.word 1061360075
.word -1111625955
.word -1089162539
.word 1046000048
.word 1042882482
.word 1050438795
.word 1060752038
.word -1087706343
.word -1088474850
.word -1083148521
.word -1102457122
.word 1063711599
.word -1083980210
.word 1059768303
.word 1064169948
.word 1059649396
.word -1114514176
.word 1054151146
.word -1088804008
.word -1085008347
.word -1082853276
.word 1050193208
.word -1083240011
.word -1102347300
.word 1061143833
.word -1083432908
.word 1061493668
.word 1064874387
.word -1100475503
.word -1088950215
.word -1088243220
.word -1092427355
.word 1051947022
.word 1052937389
.word 1063613130
.word 1007598892
.word 1053670191
.word 1062256521
.word 1046285460
.word 1060021716
.word 1057112577
.word -1082323634
.word 1046338382
.word -1103217521
.word 1057335491
.word 1063578376
.word -1085833149
.word 1041046515
.word -1085171454
.word 1059266685
.word 1044406372
.word 1044212966
.word 1050767889
.word -1124072800
.word 1056916260
.word 1062933576
.word 1064293754
.word -1118387790
.word 1048813809
.word 1062268588
.word -1105806922
.word 1044854489
.word -1087911383
.word -1087995045
.word 1057568847
.word 1020057985
.word -1084422530
.word 1031273208
.word -1082740075
.word 1060137796
.word -1083310472
.word -1096312232
.word 1060540206
.word 1061420420
.word -1096748409
.word 1053944458
.word 1061215583
.word -1086209837
.word 1061339903
.word 1057169511
.word -1087586043
.word 1057984272
.word -1084229163
.word 1064098325
.word -1083683918
.word -1089246717
.word -1099030196
.word -1103073549
.word 1047297643
.word -1089844753
.word 1053303506
.word -1087071126
.word 1036569649
.word 1063339610
.word -1094601740
.word -1088080243
.word 1063396414
.word 1060801906
.word -1102828713
.word -1083103691
.word 1064418929
.word -1094975572
.word -1082564550
.word -1089177756
.word 1057129448
.word 1064548701
.word -1111249698
.word -1146874068
.word -1164837422
.word -1121609727
.word -1098380630
.word 1063103087
.word -1083004265
.word -1085144661
.word 1034734764
.word -1082992789
.word -1091726378
.word 1058655591
.word -1113617678
.word 1061275510
.word -1082878084
.word -1089624036
.word -1093832335
.word 1058132707
.word 1043841817
.word -1102975328
.word -1091620750
.word 1052523497
.word -1086788815
.word 1063069899
.word 1031879682
.word -1082427905
.word -1084851890
.word 1054338324
.word -1087637633
.word 1062978702
.word -1086403619
.word -1087841481
.word 1053717827
.word 1064547707
.word 1047159158
.word -1096167400
.word 1061910362
.word 1059816368
.word 1064977136
.word -1095673035
.word 1060186727
.word -1104987194
.word 1060501389
.word -1089584526
.word 1059072930
.word -1086978237
.word -1087626119
.word -1091361344
.word -1102514708
.word 1063711408
.word -1091870209
.word 1059504885
.word -1087396170
.word -1085431708
.word 1052640135
.word 1049913811
.word -1086811625
.word -1111450314
.word 1044215658
.word 1053660304
.word 1062194424
.word 1046875452
.word 1037696151
.word -1108308398
.word -1093627473
.word 1060049790
.word -1101150264
.word 1060498637
.word 1063135225
.word 1059090005
.word 1038853415
.word 1064963023
.word 1048599517
.word 1049338475
.word 1042531081
.word 1043053831
.word -1092338885
.word -1090870071
.word 1047091612
.word 1059828514
.word 1058816167
.word 1057028394
.word -1087368009
.word -1121355156
.word 1042252265
.word 1064043087
.word -1091616296
.word -1082264909
.word -1090065900
.word 1048452379
.word 1059668187
.word -1082533967
.word -1099414052
.word -1097969591
.word 1042671120
.word 1063498599
.word -1104191831
.word -1115535552
.word 1050633516
.word -1100399392
.word -1089383188
.word -1106767329
.word 1063186387
.word 1054953973
.word -1111875512
.word 1053947311
.word 1063972084
.word 1064938740
.word 1060932659
.word 1059546561
.word -1104510370
.word -1101010479
.word -1114830671
.word -1088898531
.word -1103546655
.word 1047166888
.word -1088042203
.word 1060699483
.word 1061329939
.word 1048685483
.word 1033264332
.word -1083113108
.word 1046839147
.word 1059229381
.word 1057612586
.word -1088984137
.word 1062488558
.word 1054503726
.word -1089471548
.word 1064081137
.word -1087264849
.word -1090175566
.word 1062755383
.word 1042736472
.word -1101455634
.word 1027975369
.word 1062343115
.word 1059919412
.word 1058477483
.word -1091952152
.word -1095509170
.word 1050997378
.word -1087436626
.word -1097913207
.word -1103193688
.word 1064774096
.word -1117693498
.word -1092604621
.word -1092241371
.word -1092568651
.word 1062504535
.word -1135711384
.word 1060885720
.word 1063172189
.word -1102939879
.word -1087561731
.word -1096007440
.word -1097602619
.word -1083597276
.word 1057129927
.word -1087860651
.word -1089464623
.word -1110372180
.word 1063743644
.word 1056070047
.word 1045907409
.word -1112208531
.word 1060670226
.word 1057607431
.word -1084068448
.word 1042592842
.word 1059076248
.word -1083011451
.word 1052355700
.word -1102940000
.word -1109251980
.word -1087725461
.word -1101268061
.word 1063888057
.word -1082568383
.word 1059739119
.word 1041739958
.word 1040289712
.word 993654688
.word 1050679880
.word 1058298745
.word 1059943957
.word -1085828677
.word 1032738235
.word -1097271443
.word 1059568601
.word 1054814074
.word 1050995126
.word 1061407671
.word -1086933132
.word 1065233166
.word -1086561035
.word 1049589507
.word 1058381386
.word 1061946695
.word 1061033219
.word 1033953294
.word -1089472823
.word 1063246811
.word -1085582312
.word -1087855369
.word 1039518425
.word 1059688761
.word -1086839210
.word -1087776397
.word -1088209423
.word 1060423024
.word 1060903744
.word -1092226331
.word -1086188410
.word 1060639814
.word -1100338412
.word -1113568636
.word 1059277020
.word -1103692753
.word -1084675973
.word 1062683666
.word 1064980996
.word 1058063096
.word -1085363152
.word -1110579914
.word -1092660250
.word 1062914876
.word -1089720845
.word -1088475842
.word 1060130260
.word -1087348782
.word -1082148641
.word 1061183967
.word -1102060507
.word -1084121601
.word -1093120149
.word -1096522782
.word -1086167376
.word -1085376772
.word -1090625162
.word 1046367270
.word -1085875082
.word -1092339452
.word 1060491259
.word 1049390600
.word 1059487855
.word -1087005959
.word 1063049093
.word -1083033613
.word 1062444693
.word -1092177054
.word -1085347335
.word -1093392623
.word -1091488153
.word 1065044396
.word 1044737031
.word -1096727286
.word 1060697857
.word -1085554416
.word 1039710588
.word 1027017767
.word 1059510063
.word 1063627313
.word 1049711286
.word 1052588117
.word -1104693505
.word -1085500233
.word 1051533378
.word 1061930525
.word 1058671447
.word -1089568531
.word 1063793681
.word -1094726629
.word 1062237830
.word -1098763518
.word 1055055476
.word -1129130977
.word 1062446206
.word 1061548240
.word 1043335403
.word 1056886442
.word 1064584462
.word 1034685788
.word -1087065263
.word 1041574121
.word -1092659646
.word 1056272031
.word -1086836545
.word -1090130711
.word -1083509138
.word -1088673484
.word -1102782066
.word -1094629218
.word -1098893579
.word 1063233035
.word 1064059688
.word -1083767692
.word 1049778283
.word -1089221010
.word -1088869904
.word -1132867050
.word 1057027119
.word 1064455665
.word 1048948727
.word 1045640590
.word -1084025883
.word 1065171805
.word 1055681624
.word 1050430899
.word 1048171527
.word -1089282483
.word 1038416476
.word -1094760655
.word 1058215598
.word -1086947426
.word -1117157768
.word 1048187401
.word -1086870117
.word -1091293469
.word -1092392385
.word -1098744861
.word -1090423768
.word -1082909750
.word -1123956920
.word 1045103571
.word 1041995186
.word -1126944201
.word -1085491816
.word -1083987520
.word 1051569777
.word 1063755765
.word -1094970676
.word 1063109796
.word 1038545269
.word -1112625417
.word -1097782287
.word -1086577209
.word 1057014451
.word -1089823877
.word 1063365054
.word -1100424037
.word -1088220831
.word -1113339084
.word -1084919136
.word -1100733857
.word 1054721286
.word 1036205562
.word 1064772729
.word 1050553293
.word 1051740733
.word 1039902956
.word -1083833153
.word -1103131311
.word 1060409847
.word -1085187056
.word 1050378360
.word 1060569412
.word -1139979641
.word -1084769222
.word 1062274665
.word 1064088115
.word 1051415334
.word -1101429952
.word -1086185659
.word 1058414254
.word 1063830639
.word -1085478785
.word 1053522960
.word -1093578283
.word -1093474742
.word -1088795967
.word -1083915671
.word 1054201359
.word -1086050216
.word -1104540759
.word 1063394210
.word -1114115741
.word 1038699304
.word -1098295337
.word -1085056618
.word 1063431322
.word -1082188760
.word -1168333078
.word 1064351390
.word -1090043733
.word 1036011619
.word -1082695877
.word 1063540547
.word -1091076560
.word 1048817939
.word -1085146634
.word 1052398314
.word 1024815845
.word 1031641936
.word -1088078829
.word 1057774601
.word -1097581367
.word -1090405289
.word -1083778438
.word -1092603640
.word 1061133951
.word -1090017666
.word 1064079190
.word -1095034385
.word -1098461508
.word -1083353761
.word -1102750437
.word -1092195045
.word -1089788751
.word 1062584588
.word -1092969351
.word -1095181224
.word 1063405047
.word 1059990889
.word -1089619068
.word 1057784126
.word -1095302887
.word 1045921510
.word 1064506161
.word -1088652089
.word 1051755112
.word 1032593997
.word -1084191435
.word -1090150064
.word -1124542466
.word -1088049097
.word 1060205552
.word -1111247591
.word -1086063351
.word -1085128217
.word -1100858060
.word 1042470013
.word 1018591436
.word 1058129591
.word 1063609785
.word 1064911960
.word -1093759091
.word -1082517465
.word -1114401566
.word 1033997450
.word -1092841632
.word 1058313132
.word -1103910836
.word -1098681372
.word -1087219501
.word 1063180114
.word 1041641018
.word 1049506847
.word 1056999422
.word 1053492733
.word -1185202228
.word -1082516242
.word 1055335786
.word 1054297355
.word -1112981785
.word 1055660035
.word 1061777442
.word 1054590797
.word 1063581993
.word -1087661926
.word -1084921315
.word -1083664071
.word 1057238263
.word 1064937711
.word -1089966171
.word 1061583234
.word -1134633980
.word 1059562008
.word 1052384835
.word 1059058053
.word 1019357051
.word -1104103853
.word 1053669826
.word 1065309449
.word -1089613584
.word -1093356900
.word -1086189967
.word -1091097314
.word 1059272722
.word -1086677057
.word 1060317559
.word -1085024367
.word 1063686497
.word -1092829269
.word 1024937818
.word -1094592276
.word 1047741444
.word 1057518599
.word -1097891968
.word -1084411030
.word -1122221760
.word -1089396870
.word 1057631128
.word 1042996525
.word 1062837981
.word 1053095451
.word -1094377958
.word 1050376398
.word -1089171870
.word 1032121839
.word -1104751332
.word -1099912977
.word -1098388604
.word -1107722087
.word 1026205362
.word 1051712720
.word -1098859680
.word -1084343343
.word -1085441644
.word -1089687770
.word -1089344333
.word -1084586041
.word -1089435726
.word 1064614083
.word -1111581146
.word -1104926030
.word -1088155352
.word 1061974865
.word 1057015804
.word 1061414718
.word 1063834489
.word 1059944078
.word -1109223397
.word -1096007027
.word -1087430944
.word 1064720464
.word 1063395377
.word 1065048194
.word -1088886769
.word 1046280407
.word -1084686330
.word 1059982628
.word 1050250423
.word -1087544330
.word -1095607903
.word 1059506196
.word -1106733411
.word 1060627263
.word 1035077452
.word 1042228421
.word -1084326234
.word -1089398774
.word -1118669157
.word -1094945283
.word -1082496586
.word -1100302606
.word 1051750537
.word -1087779192
.word 1054858686
.word 990281706
.word -1112033120
.word 1062577082
.word 1040648588
.word 1038587777
.word -1093249692
.word -1096626180
.word -1086487424
.word 1054395132
.word -1097201974
.word -1091896101
.word 1060197081
.word -1089513341
.word 1015685869
.word 1058116554
.word -1094375942
.word -1095349018
.word -1085579046
.word 1063824310
.word -1097380899
.word 1062008261
.word 1045643873
.word 1060816509
.word -1115272194
.word -1098514826
.word -1085445940
.word 1034313477
.word -1146284227
.word -1086731744
.word 1063995538
.word -1083866921
.word 1063036614
.word -1085414171
.word 1047256574
.word 1050145663
.word -1095556481
.word -1098228829
.word 1024924802
.word 1058329271
.word 1064407326
.word 1060571912
.word 1057441332
.word 1060251552
.word -1088264951
.word -1091063084
.word 1058061922
.word -1090014434
.word 1052368306
.word -1085057108
.word 1063526125
.word -1082286582
.word -1092175240
.word -1088891515
.word -1091714324
.word -1083087960
.word -1084287987
.word 1047390585
.word 1062984052
.word -1090039393
.word -1096399213
.word 1058573209
.word -1082523445
.word -1093075075
.word -1084932391
.word 1045133630
.word -1104394157
.word 1062720314
.word 1035657524
.word 1056480445
.word -1110027142
.word -1088447703
.word -1085356463
.word 1060953940
.word 1055500439
.word -1092844249
.word -1103004376
.word -1085016377
.word 1019854354
.word 1063528284
.word 1063853347
.word 1051771593
.word -1088829870
.word 1062554476
.word 1046143253
.word -1112445665
.word -1088532868
.word 1062996472
.word 1061158556
.word -1096063222
.word 1048048536
.word -1102513520
.word 1058840131
.word 1059566035
.word -1088778243
.word 1058888191
.word 1041472206
.word 1064680955
.word 1056461620
.word -1089441434
.word -1093716235
.word 1026904458
.word 1064170198
.word 1053924117
.word 1057418494
.word 1063660186
.word -1083250147
.word 1049084668
.word -1084507749
.word -1084294787
.word 1052094792
.word 1008518346
.word 1054607106
.word 1059475623
.word -1086416459
.word -1082675693
.word 1057915937
.word 1057554001
.word -1088178579
.word -1088764370
.word 1034143347
.word -1105210862
.word -1095608955
.word 1046417044
.word 1057730360
.word -1097118603
.word -1091417605
.word -1099599667
.word 1036811828
.word -1082755650
.word 1063184660
.word 1055776062
.word 1044181114
.word 1057966708
.word 1032832963
.word 1059191194
.word 1046088324
.word -1092042181
.word -1088964143
.word 1049839324
.word -1091952026
.word -1093086187
.word -1115016952
.word 1048047925
.word 1056581481
.word -1091707949
.word -1094293388
.word -1083563448
.word -1098712926
.word 1064367844
.word 1060156958
.word 1050334162
.word -1103708520
.word -1082981373
.word 1042565744
.word -1082623981
.word -1136410421
.word -1101830893
.word 1046672820
.word -1085153662
.word 1049032823
.word 1058917077
.word -1088894007
.word -1108147262
.word 1055560992
.word -1121711919
.word 1064253722
.word -1084597744
.word 1016921436
.word 1050204557
.word -1084521326
.word -1134078235
.word -1095047971
.word 1055319261
.word 1051977852
.word -1094309350
.word -1082398952
.word 1058819020
.word -1120489173
.word 1046342484
.word -1087552505
.word 1025372957
.word 1044716063
.word -1097605412
.word 1048024000
.word -1092376655
.word 1057557166
.word 1052762692
.word 1044305479
.word 1032829777
.word -1092104380
.word -1095521392
.word -1096123845
.word 1043831528
.word 1064583170
.word -1087365594
.word 1058834497
.word -1087217459
.word -1089653898
.word 1059589148
.word -1088811466
.word -1098382309
.word -1090035497
.word 1042106783
.word 1057211893
.word -1118563302
.word -1087847322
.word -1092094241
.word -1118613871
.word 1064656607
.word 1018522122
.word -1104950087
.word 1062270631
.word 1048256842
.word -1111727593
.word 1064466886
.word 1062782490
.word 1048381729
.word -1085452775
.word -1100586885
.word 1040529642
.word 1056891326
.word 1050526846
.word -1118050413
.word -1090786734
.word 1044478228
.word -1093844484
.word 1050735902
.word 1058954063
.word 1062501949
.word -1100337058
.word 1062196670
.word 1035813131
.word 1049369647
.word -1115704330
.word -1090457015
.word 1057141526
.word 1051657073
.word -1092616630
.word 1012640309
.word 1058874493
.word 1061007005
.word 1040879382
.word 1055784573
.word -1082567263
.word -1090193759
.word 1059170296
.word -1083188446
.word 1045802922
.word -1111376328
.word 1057981093
.word 1047295950
.word -1088213708
.word -1087512979
.word -1093582672
.word -1112833212
.word -1083622416
.word 1065115238
.word -1101671998
.word 1061024137
.word 1042722284
.word 1060617052
.word 1056654832
.word -1084889187
.word -1084168592
.word -1082856418
.word -1141047583
.word 1052106862
.word 1045414447
.word -1092831653
.word 1037762897
.word 1052082238
.word -1088512085
.word 1044755197
.word -1109872822
.word 1041987811
.word -1106216144
.word 1062795863
.word -1087890320
.word -1084131039
.word -1093145881
.word 1060014073
.word 1059207935
.word 1064465036
.word -1082816241
.word -1114804732
.word -1085400942
.word 1046999059
.word -1093380146
.word 1048065897
.word -1084951708
.word 1006698907
.word -1084467630
.word -1094165692
.word -1117733525
.word -1082249204
.word 1036505026
.word 1063585415
.word 1061459557
.word -1098542617
.word 1053859395
.word 1041240240
.word 1060949110
.word -1087986200
.word 1047274978
.word -1110827842
.word 1036791028
.word -1087513015
.word -1086154041
.word -1088609110
.word -1087295493
.word -1111737470
.word 1020567365
.word 1055748723
.word -1084490531
.word 1050206752
.word -1088988352
.word -1082214572
.word -1118131920
.word 1057719234
.word 1059522846
.word 1063634367
.word -1095879653
.word 1057102808
.word -1088640215
.word -1093876078
.word -1086182222
.word -1105688277
.word 1063595492
.word -1084303284
.word -1104090876
.word -1087957110
.word 1061736889
.word -1092918038
.word -1095643935
.word -1112031539
.word 1061338208
.word -1112481626
.word -1092077833
.word 1060540049
.word -1090017160
.word -1106658199
.word -1088993055
.word -1094794430
.word 1059426340
.word -1085326231
.word 1018813130
.word -1101636392
.word -1086539987
.word 1052465519
.word 1059615734
.word 1060890181
.word -1089178102
.word 1064913891
.word 1064243835
.word -1082378148
.word -1110232323
.word -1085514320
.word -1108006893
.word 1045619311
.word 1038320194
.word 1054233227
.word 1050559479
.word 1035023134
.word -1097861619
.word -1105053011
.word 1042312895
.word 1058788142
.word -1107342590
.word -1094811966
.word 1057899952
.word -1091132570
.word 1053978668
.word 1049100674
.word 1042835937
.word 1054524959
.word -1093617262
.word 1027456549
.word 1009974906
.word 1036156898
.word 1046783652
.word 1060465201
.word 1062181104
.word -1097269793
.word 1051838003
.word 1061632452
.word -1082444858
.word -1088350899
.word -1082989658
.word -1118220967
.word -1087750027
.word 1061611793
.word -1088765953
.word -1083701439
.word 1057696378
.word -1090493080
.word 1058168957
.word 1063147205
.word 1061712701
.word 1058170393
.word 1027668914
.word 1053690820
.word 1059671665
.word 1020236266
.word 1060657965
.word -1091230213
.word 1065179388
.word 1057612453
.word -1097806703
.word 1063480878
.word 1039324773
.word 1058047215
.word 1065156858
.word 1057126317
.word -1085523824
.word 1024774536
.word 1064989416
.word -1091077117
.word 1063324029
.word 1059188257
.word 1060700521
.word 1058288654
.word -1098883434
.word 1057542332
.word -1121602029
.word 1006893615
.word 1062689176
.word -1086630559
.word 1060550887
.word 1062505296
.word 1054836038
.word 1058089090
.word 1065083793
.word -1098788578
.word 1059432621
.word 1054783380
.word 1040579154
.word -1085903012
.word 1047563816
.word -1090571726
.word -1098116728
.word 1048406042
.word -1082627093
.word 1064947809
.word -1095622786
.word -1089632257
.word -1084020616
.word -1089289756
.word 1063857744
.word -1085364465
.word -1090116863
.word -1098451658
.word 1058492279
.word -1096553183
.word 1060769611
.word -1086635079
.word -1083099727
.word 1049199210
.word 1052949757
.word -1097748680
.word 1039177845
.word -1085193239
.word 1033271230
.word -1088390334
.word -1084260014
.word -1090037940
.word 1056637637
.word 1053546843
.word -1083618234
.word -1084305594
.word 1062913598
.word 1060929896
.word 1064484707
.word -1163515275
.word 1063770138
.word -1082709236
.word 1034568104
.word -1083930405
.word -1097969533
.word 1050689521
.word 1056436762
.word -1095016658
.word 1043741250
.word 1063906630
.word -1083849464
.word 1056061188
.word 1063896787
.word -1140178390
.word 1064894853
.word -1084545368
.word 1049046004
.word -1106393989
.word -1094337688
.word -1097677613
.word -1100169251
.word 1063966843
.word -1098192350
.word -1098817330
.word 1063570516
.word 1057173703
.word 1065003497
.word -1091449411
.word 1047822203
.word -1087629426
.word -1084700984
.word 1035189051
.word 1056731593
.word -1097598612
.word 1054161601
.word -1113402473
.word -1091301122
.word -1092852013
.word -1087132139
.word 1060734186
.word 1065098237
.word 1061969007
.word 973450365
.word -1112635443
.word -1087000453
.word -1096131517
.word -1086473719
.word 1060816800
.word 1056974306
.word 1057314631
.word 1058066511
.word -1094084482
.word -1089363660
.word 1058166768
.word -1085185547
.word -1085598812
.word 1058892552
.word 1061383984
.word 1055289375
.word -1086535529
.word 1062688756
.word 1063579463
.word -1098026432
.word -1085508969
.word -1097867654
.word 1062353034
.word -1091383012
.word -1102931509
.word 1032309251
.word 1063409778
.word -1104811675
.word -1082748921
.word -1089139729
.word -1096272401
.word -1083163813
.word -1131639615
.word -1086706236
.word 1054277600
.word -1095163234
.word 1056192503
.word -1105876120
.word 1054676794
.word -1094829816
.word -1083127536
.word 1042885421
.word 1061684400
.word 1030740950
.word 1058194371
.word -1094583491
.word 1057352826
.word 1053126169
.word -1099854324
.word 1049777749
.word -1107706789
.word 1059004023
.word -1112517606
.word -1088386692
.word -1096824480
.word -1090703898
.word -1082345393
.word -1113275993
.word 1056843834
.word -1084616628
.word -1085630188
.word -1084342100
.word -1100464931
.word -1096044130
.word -1098009533
.word -1094012861
.word -1086483631
.word -1104424032
.word 1058527058
.word 1051487958
.word 1048501654
.word 1064516373
.word -1085566127
.word -1089265260
.word -1085105207
.word 1064911951
.word 1040198569
.word 1058443525
.word 1040432658
.word -1100974083
.word -1098201225
.word 1040062736
.word -1088535810
.word -1086045902
.word -1091245822
.word -1092301655
.word 1064984443
.word -1088387645
.word 1043161905
.word -1086927376
.word 1053142802
.word -1095209084
.word -1099793638
.word -1096839496
.word 1027983999
.word -1091280634
.word -1092956800
.word 1053285447
.word 1058840142
.word -1088031110
.word -1095690730
.word 1057120646
.word -1133970397
.word -1089340473
.word -1115628785
.word -1086529317
.word 1056889113
.word -1086129280
.word -1085674508
.word -1082222752
.word -1082342760
.word 1059601181
.word -1086094749
.word -1114284179
.word 1027242780
.word -1110394110
.word 1055548753
.word 1010883946
.word -1098098141
.word -1082973675
.word 1061362053
.word 1053781995
.word -1086604406
.word -1086949270
.word -1085620972
.word 1055086362
.word 1000755576
.word -1083796441
.word -1089243043
.word -1082987823
.word -1084937846
.word -1082252000
.word -1115026030
.word 1058130526
.word -1082763452
.word -1090864623
.word 1064893965
.word -1085865033
.word 1038924221
.word 1033214374
.word 1057360290
.word 1059633113
.word 1040804675
.word -1085522231
.word -1104421123
.word -1087795295
.word -1089889150
.word -1088466288
.word -1085657176
.word 1065106593
.word 1063045507
.word 1064903486
.word 1041790171
.word 1049704084
.word 1057107268
.word -1099164856
.word -1098587435
.word -1085854485
.word 1040454393
.word -1083456187
.word -1108460617
.word -1098522698
.word 1061535544
.word -1087218055
.word 1065030739
.word -1100408406
.word -1091441996
.word -1089369468
.word -1105505156
.word -1110249370
.word 1055781886
.word -1084829638
.word -1123735932
.word -1103563736
.word 1012444978
.word -1088066656
.word 1062366601
.word 1059606243
.word 1061768179
.word -1092575319
.word 1060365200
.word 1063003691
.word -1090430433
.word -1099798709
.word -1087189340
.word -1086384816
.word -1101041366
.word -1085339658
.word -1082972418
.word 1043675399
.word 1060722050
.word -1106339704
.word -1094303161
.word -1084312385
.word -1093975850
.word 1020380078
.word -1089410489
.word -1104842450
.word -1086556432
.word -1101887697
.word -1088354839
.word -1126545085
.word -1095749261
.word -1100316679
.word -1091532835
.word 1048852803
.word 1042565927
.word 1029216898
.word 1048977337
.word -1089326691
.word 1053989463
.word -1105940298
.word 1048530670
.word 1042797229
.word 1059479776
.word 1041668979
.word -1100444159
.word 1063128393
.word -1114219830
.word 1028207334
.word 1024701102
.word 1043987104
.word 1030256608
.word -1084529960
.word -1099410213
.word -1088425738
.word -1085600611
.word -1098867096
.word -1084929001
.word 1052541008
.word 1064342058
.word 1050448210
.word -1088860940
.word -1117017158
.word 1052647148
.word -1100392585
.word 1060446544
.word 1061917012
.word 1056154194
.word 1062490378
.word 1053789907
.word 1046111961
.word 1061449813
.word 1057384970
.word 1048892670
.word -1090110639
.word -1086634854
.word -1100040527
.word 1047768837
.word -1083237975
.word 1057585590
.word 1056924996
.word -1093615662
.word 1053032747
.word -1093307591
.word 1033976694
.word -1115644953
.word -1096555303
.word -1084746556
.word 1041074680
.word -1087555086
.word -1082784009
.word 1062539150
.word -1083715361
.word -1108746972
.word -1094656398
.word 1053284463
.word 1064567088
.word 1065075184
.word -1112051759
.word -1087473252
.word 1059936382
.word -1084349792
.word -1085272489
.word -1101423563
.word -1082298165
.word -1114908340
.word 1040476680
.word -1088442922
.word -1097713773
.word 1047611383
.word -1088640441
.word 1057622103
.word 1064850884
.word 1063708115
.word 1043079437
.word -1087722089
.word 1064776294
.word 1059498547
.word 1060110368
.word 1061303436
.word -1084824919
.word -1089633622
.word -1090033478
.word 1043526807
.word 1048145544
.word 1058456323
.word -1096998461
.word 1064036876
.word -1128843305
.word -1110328425
.word 1058853351
.word 1062598549
.word -1092628994
.word 1055465263
.word 1050637434
.word -1088019363
.word 1051824869
.word -1088303102
.word -1088846710
.word -1087938318
.word 1056437981
.word 1061696560
.word 1064698697
.word 1059098153
.word 1064482354
.word -1103251713
.word 1058684104
.word -1084045923
.word -1159011687
.word -1103908839
.word 1027404019
.word -1083841475
.word 1048787757
.word -1086602867
.word -1086490970
.word 1064794946
.word 1051195158
.word -1098308547
.word 1059825892
.word -1095344023
.word 1033206261
.word -1088933078
.word 1057299571
.word 1031894476
.word -1084169956
.word -1090587963
.word 1014549557
.word -1101052658
.word 1057765237
.word -1111785639
.word -1097923023
.word -1100340095
.word 1036889952
.word 1062031740
.word 1043598693
.word 1029818563
.word 1064317178
.word 1059301650
.word -1097516427
.word -1084588242
.word -1088760297
.word 1022286585
.word -1083261630
.word -1088485053
.word 1053711181
.word -1085323210
.word 1064792956
.word -1102313128
.word -1089834392
.word -1134009259
.word 1038788730
.word 1055853598
.word -1105926214
.word -1084702255
.word -1084122941
.word -1093512138
.word -1088208853
.word -1102506962
.word 1044768748
.word -1098619375
.word -1104074781
.word 1056230483
.word 1064578443
.word 1064848490
.word 1040624664
.word -1090524756
.word 1050956780
.word -1100452448
.word 1061442214
.word 1059436067
.word -1085945660
.word 1061538848
.word -1083198174
.word -1087635994
.word -1088923073
.word 1051432575
.word 1059463816
.word -1085596994
.word -1082740062
.word 1063915557
.word -1093952896
.word 1062052132
.word -1097530604
.word -1095890473
.word -1101684546
.word 1049521471
.word -1084929581
.word 1048930157
.word -1089167841
.word 1063986898
.word 1059336377
.word 1062457117
.word -1093464069
.word -1090211757
.word 1054392885
.word 1033842619
.word 1053412113
.word 1058805159
.word 1049068211
.word -1091842571
.word -1112545402
.word -1097841236
.word -1103620185
.word -1147964435
.word 1062059905
.word -1105278022
.word -1157162891
.word 1032291778
.word -1086534297
.word 1058980930
.word 1038811755
.word 1057730707
.word 1059675835
.word -1088970832
.word 1058797351
.word -1082654200
.word -1087699321
.word 1045684652
.word 1036180365
.word 1049199445
.word -1120381080
.word -1083244610
.word 1047674761
.word 1032654210
.word 1064181549
.word 1054815563
.word 1057530997
.word 1052544887
.word -1088802513
.word 1060479714
.word -1104390179
.word 1040567958
.word -1087872667
.word 1038849053
.word 1043457474
.word -1087471100
.word -1089868318
.word 1056342431
.word 1012932633
.word -1089343539
.word 1044427803
.word -1095455927
.word -1082479812
.word 1046811230
.word 1065256252
.word -1105766498
.word 1046457208
.word -1107960523
.word -1135824046
.word -1088084081
.word -1090466650
.word 1057537097
.word 1058973025
.word -1099964730
.word 1065137536
.word 1048954652
.word 1062867287
.word 1061159242
.word -1083369352
.word 1055265281
.word 1061712750
.word -1091887116
.word -1100325134
.word 1049284298
.word -1087564814
.word 1061714480
.word 1059247883
.word -1086255776
.word -1089740810
.word 1025378107
.word -1086006789
.word -1088092639
.word 1007802340
.word -1113435749
.word -1082298528
.word 1058693626
.word 1049610675
.word -1088258869
.word -1086951039
.word -1093064818
.word -1092635528
.word 1055869593
.word 1063805358
.word 1061806799
.word -1105468365
.word -1082750444
.word 1063799534
.word 1062112993
.word 1060307809
.word 1037887921
.word 1040345819
.word -1090474651
.word -1090322006
.word -1107742836
.word -1088899583
.word 1053950755
.word -1084598531
.word 1049548146
.word 1020599998
.word 1065312254
.word -1090544345
.word -1092157527
.word -1084116125
.word 1065134394
.word -1106986999
.word 1064276606
.word -1088018875
.word 1057810795
.word 1049545345
.word 1013037223
.word -1087823511
.word -1093313818
.word -1097132516
.word 1043922500
.word -1083670648
.word 1049584530
.word -1087834253
.word -1085515949
.word 1063701922
.word -1088695307
.word 1050886565
.word 1063239383
.word -1113120533
.word 1065045712
.word -1095913428
.word 1057966509
.word 1053285818
.word -1096915036
.word 1064624467
.word -1088443122
.word -1102489424
.word -1087128767
.word 1050022155
.word -1088553552
.word 1062989600
.word 1059666004
.word 1033443678
.word -1097819914
.word -1087709502
.word -1092162202
.word -1091709596
.word 1058497868
.word 1057847909
.word -1099417252
.word 1041722626
.word -1144619950
.word -1084636137
.word -1087835404
.word -1104580000
.word 1045499080
.word -1087737926
.word -1086892566
.word 1054195946
.word 1055225985
.word 1060887856
.word -1104261038
.word -1095659245
.word 1064616002
.word 1023494034
.word 1057116058
.word -1105764417
.word 1060612374
.word -1105399888
.word -1089072999
.word 1039815345
.word -1084059828
.word -1095057958
.word 1035086798
.word -1085594387
.word 1057530810
.word -1084600804
.word 1050077630
.word 1040976879
.word 1062636562
.word 1061917655
.word -1085854881
.word -1098541074
.word -1097103790
.word 1049372113
.word 1057475924
.word 1035044185
.word 1032506143
.word 1060728634
.word -1082554723
.word 1061860840
.word 1048426230
.word 1065008126
.word -1094310941
.word 1032000624
.word -1147798295
.word 1052651372
.word 1059441764
.word 1049190212
.word -1096544456
.word 1035859026
.word 1048777663
.word 1060997787
.word -1087887144
.word 1062392613
.word -1085143949
.word -1092086022
.word 1061733336
.word 1063890106
.word 1036824943
.word -1101416116
.word 1015775368
.word -1089024821
.word -1104153305
.word -1090100983
.word 1064707768
.word 1037001441
.word 1064370996
.word -1082680285
.word 1058923877
.word -1083576240
.word 1049398380
.word 1064089109
.word -1084373497
.word 1047068863
.word 1035591433
.word -1107128544
.word -1083102313
.word -1108045303
.word 1059888610
.word 1063362239
.word 1048327040
.word 1029721288
.word -1091764483
.word 1063490437
.word 1059759416
.word 1047798692
.word -1097906308
.word 1062924887
.word 1050733780
.word -1103024449
.word -1088685208
.word 1043170642
.word 1049100049
.word -1083079628
.word 1056733709
.word -1094339288
.word 1009402694
.word 1061220616
.word 1052379496
.word -1097678881
.word -1088449856
.word 1044144581
.word -1107393035
.word -1087366780
.word -1090368006
.word -1087066796
.word 1058652163
.word 1062249251
.word 1045150698
.word 1056222955
.word 1061292422
.word 1058940225
.word -1095431749
.word 1054269807
.word -1084469430
.word -1128353426
.word -1085654469
.word -1083922294
.word 1058826820
.word 1062792570
.word -1082305698
.word -1094959910
.word 1061017375
.word -1083412289
.word -1089173940
.word 1058257997
.word -1083625736
.word -1083682340
.word 1060192079
.word 1062177191
.word -1088697096
.word 1061347733
.word 1029684603
.word -1094077272
.word -1108487058
.word -1123012760
.word 1052761653
.word -1083349396
.word 1064334861
.word -1082636572
.word -1119326636
.word -1089064130
.word 1019278491
.word 1053236140
.word -1114295935
.word 1054222555
.word -1089272672
.word -1085822056
.word -1084895473
.word 1063989519
.word -1086058146
.word -1083215739
.word -1113994980
.word -1098698049
.word 1060217139
.word 1058521538
.word 1062614224
.word -1085453101
.word 1031007548
.word 1042427254
.word -1092889165
.word -1092178938
.word -1104322180
.word 1054291815
.word -1083760538
.word -1087923992
.word 1064376819
.word -1093504223
.word -1092016193
.word 1058346568
.word -1098030183
.word 1042823187
.word -1082797514
.word 1058475485
.word -1082211203
.word -1097706072
.word -1085618983
.word -1091991298
.word -1084409295
.word 1061976722
.word -1090222528
.word 1057351936
.word 1053568383
.word 1063821073
.word -1092705213
.word -1098000855
.word 1058236321
.word -1121081701
.word -1096306148
.word -1093833516
.word -1100076850
.word 1058267028
.word -1086605080
.word -1097313821
.word 1042975221
.word -1088055665
.word 1023414542
.word 1061228454
.word -1083665550
.word 1050769762
.word 1052476456
.word 1063137010
.word -1088616639
.word 1006179781
.word 1064571803
.word -1085275302
.word 1060907236
.word 1061691100
.word -1087935778
.word 1058853519
.word -1097318513
.word -1093553731
.word -1106023722
.word -1085236094
.word 1052237856
.word 1052163793
.word -1084270937
.word 1060602745
.word -1094716131
.word -1114647838
.word 1051255101
.word 1036242700
.word -1083178536
.word -1096481881
.word 1061686471
.word -1085315725
.word -1105598732
.word 1062784778
.word -1107086589
.word -1086280919
.word 1062668808
.word -1114601916
.word 968892864
.word 1033986761
.word -1099172513
.word -1105172589
.word -1091835973
.word 1059011787
.word 1060703779
.word -1098643462
.word -1096900751
.word 1061414742
.word -1089624545
.word -1088627530
.word 1052066243
.word 1064066292
.word 1059157322
.word -1105702412
.word -1085120104
.word 1052543743
.word 1053790897
.word -1085431643
.word -1092875281
.word -1086763671
.word -1082735668
.word 1044608717
.word 1056193127
.word -1087813170
.word 1049302233
.word -1083539817
.word 1044990008
.word 1052883015
.word 1058374175
.word -1122318862
.word -1096311334
.word 1062849119
.word 1061990587
.word -1109158271
.word 1057393891
.word -1093723952
.word -1106658928
.word 1035357273
.word -1085224811
.word -1083469824
.word -1095213990
.word -1089575508
.word -1100855275
.word -1089318961
.word 1058194918
.word -1106701520
.word -1082430235
.word -1095467028
.word 1050880651
.word -1085638088
.word 1060171884
.word 1062098676
.word -1082438471
.word 1053850760
.word 1063981677
.word 1061609886
.word -1092607029
.word -1094373856
.word 1010608748
.word 1060105715
.word 1065227804
.word 1055991641
.word -1084252049
.word -1089496920
.word -1086724842
.word -1089865702
.word 1061528976
.word 1062979084
.word -1104353577
.text
.align 2
.global wrap
.type wrap, %function
wrap:
.LFB9:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str x2, [sp, 8]
ldr x0, [sp, 8]
mov w1, w0
ldr x0, [sp, 16]
sub w0, w1, w0
add w0, w0, 1
str w0, [sp, 44]
ldr x1, [sp, 24]
ldr x0, [sp, 16]
cmp x1, x0
bge .L9
ldrsw x1, [sp, 44]
ldr x2, [sp, 16]
ldr x0, [sp, 24]
sub x2, x2, x0
ldrsw x0, [sp, 44]
sdiv x0, x2, x0
add x0, x0, 1
mul x0, x1, x0
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 24]
.L9:
ldr x1, [sp, 24]
ldr x0, [sp, 16]
sub x0, x1, x0
ldrsw x1, [sp, 44]
sdiv x2, x0, x1
mul x1, x2, x1
sub x1, x0, x1
ldr x0, [sp, 16]
add x0, x1, x0
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size wrap, .-wrap
.align 2
.global fxp_get_int_part
.type fxp_get_int_part, %function
fxp_get_int_part:
.LFB10:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
bge .L12
ldr x0, [sp, 8]
neg x1, x0
adrp x0, _fxp_imask
add x0, x0, :lo12:_fxp_imask
ldr x0, [x0]
and x0, x1, x0
neg x0, x0
b .L14
.L12:
adrp x0, _fxp_imask
add x0, x0, :lo12:_fxp_imask
ldr x1, [x0]
ldr x0, [sp, 8]
and x0, x1, x0
.L14:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size fxp_get_int_part, .-fxp_get_int_part
.align 2
.global fxp_get_frac_part
.type fxp_get_frac_part, %function
fxp_get_frac_part:
.LFB11:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
bge .L16
ldr x0, [sp, 8]
neg x1, x0
adrp x0, _fxp_fmask
add x0, x0, :lo12:_fxp_fmask
ldr x0, [x0]
and x0, x1, x0
neg x0, x0
b .L18
.L16:
adrp x0, _fxp_fmask
add x0, x0, :lo12:_fxp_fmask
ldr x1, [x0]
ldr x0, [sp, 8]
and x0, x1, x0
.L18:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size fxp_get_frac_part, .-fxp_get_frac_part
.align 2
.global fxp_quantize
.type fxp_quantize, %function
fxp_quantize:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
adrp x0, overflow_mode
add x0, x0, :lo12:overflow_mode
ldr w0, [x0]
cmp w0, 2
bne .L20
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
bge .L21
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr x0, [x0]
b .L22
.L21:
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
ble .L23
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr x0, [x0]
b .L22
.L20:
adrp x0, overflow_mode
add x0, x0, :lo12:overflow_mode
ldr w0, [x0]
cmp w0, 3
bne .L23
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
blt .L24
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
ble .L23
.L24:
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr x1, [x0]
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr x0, [x0]
mov x2, x0
ldr x0, [sp, 24]
bl wrap
b .L22
.L23:
ldr x0, [sp, 24]
.L22:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size fxp_quantize, .-fxp_quantize
.section .rodata
.align 3
.LC3:
.string "An Overflow Occurred in system's output"
.text
.align 2
.global fxp_verify_overflow
.type fxp_verify_overflow, %function
fxp_verify_overflow:
.LFB13:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
bl fxp_quantize
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
bgt .L26
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr x0, [x0]
ldr x1, [sp, 24]
cmp x1, x0
blt .L26
mov w0, 1
b .L27
.L26:
mov w0, 0
.L27:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size fxp_verify_overflow, .-fxp_verify_overflow
.align 2
.global fxp_verify_overflow_node
.type fxp_verify_overflow_node, %function
fxp_verify_overflow_node:
.LFB14:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str x1, [sp]
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE14:
.size fxp_verify_overflow_node, .-fxp_verify_overflow_node
.align 2
.global fxp_verify_overflow_array
.type fxp_verify_overflow_array, %function
fxp_verify_overflow_array:
.LFB15:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 44]
str wzr, [sp, 44]
b .L30
.L31:
ldrsw x0, [sp, 44]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
bl fxp_verify_overflow
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L30:
ldr w1, [sp, 44]
ldr w0, [sp, 20]
cmp w1, w0
blt .L31
nop
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE15:
.size fxp_verify_overflow_array, .-fxp_verify_overflow_array
.align 2
.global fxp_int_to_fxp
.type fxp_int_to_fxp, %function
fxp_int_to_fxp:
.LFB16:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
ldrsw x1, [sp, 12]
adrp x0, _fxp_one
add x0, x0, :lo12:_fxp_one
ldr x0, [x0]
mul x0, x1, x0
str x0, [sp, 24]
ldr x0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE16:
.size fxp_int_to_fxp, .-fxp_int_to_fxp
.align 2
.global fxp_to_int
.type fxp_to_int, %function
fxp_to_int:
.LFB17:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
blt .L35
adrp x0, _fxp_half
add x0, x0, :lo12:_fxp_half
ldr x0, [x0]
ldr x1, [sp, 8]
add x0, x1, x0
str x0, [sp, 8]
b .L36
.L35:
adrp x0, _fxp_half
add x0, x0, :lo12:_fxp_half
ldr x0, [x0]
ldr x1, [sp, 8]
sub x0, x1, x0
str x0, [sp, 8]
.L36:
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
ldr x1, [sp, 8]
asr x0, x1, x0
str x0, [sp, 8]
ldr x0, [sp, 8]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE17:
.size fxp_to_int, .-fxp_to_int
.align 2
.global fxp_float_to_fxp
.type fxp_float_to_fxp, %function
fxp_float_to_fxp:
.LFB18:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s0, [sp, 12]
fcvt d1, s0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, scale_factor
add x0, x0, :lo12:scale_factor
sxtw x1, w1
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
str d0, [sp, 24]
ldr s0, [sp, 12]
fcmpe s0, #0.0
bge .L43
b .L44
.L43:
ldr d1, [sp, 24]
fmov d0, 5.0e-1
fadd d0, d1, d0
fcvtzs d0, d0
str d0, [sp, 16]
b .L41
.L44:
ldr d1, [sp, 24]
fmov d0, 5.0e-1
fsub d0, d1, d0
fcvtzs d0, d0
str d0, [sp, 16]
.L41:
ldr x0, [sp, 16]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE18:
.size fxp_float_to_fxp, .-fxp_float_to_fxp
.align 2
.global fxp_double_to_fxp
.type fxp_double_to_fxp, %function
fxp_double_to_fxp:
.LFB19:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 8]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, scale_factor
add x0, x0, :lo12:scale_factor
sxtw x1, w1
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 8]
fmul d0, d1, d0
str d0, [sp, 32]
adrp x0, rounding_mode
add x0, x0, :lo12:rounding_mode
ldr w0, [x0]
cmp w0, 0
bne .L46
ldr d0, [sp, 8]
fcmpe d0, #0.0
bge .L53
b .L55
.L53:
ldr d1, [sp, 32]
fmov d0, 5.0e-1
fadd d0, d1, d0
fcvtzs d0, d0
str d0, [sp, 24]
b .L49
.L55:
ldr d1, [sp, 32]
fmov d0, 5.0e-1
fsub d0, d1, d0
fcvtzs d0, d0
str d0, [sp, 24]
b .L49
.L46:
adrp x0, rounding_mode
add x0, x0, :lo12:rounding_mode
ldr w0, [x0]
cmp w0, 1
bne .L50
ldr d0, [sp, 32]
fcvtzs d0, d0
str d0, [sp, 24]
ldr d0, [sp, 24]
scvtf d0, d0
ldr d1, [sp, 32]
fsub d0, d1, d0
str d0, [sp, 40]
ldr d0, [sp, 8]
fcmpe d0, #0.0
bmi .L54
b .L49
.L54:
ldr d0, [sp, 40]
fcmp d0, #0.0
beq .L49
ldr d1, [sp, 32]
fmov d0, 1.0e+0
fsub d0, d1, d0
str d0, [sp, 32]
ldr d0, [sp, 32]
fcvtzs d0, d0
str d0, [sp, 24]
b .L49
.L50:
adrp x0, rounding_mode
add x0, x0, :lo12:rounding_mode
ldr w0, [x0]
cmp w0, 0
bne .L49
ldr d0, [sp, 32]
fcvtzs d0, d0
str d0, [sp, 24]
.L49:
ldr x0, [sp, 24]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE19:
.size fxp_double_to_fxp, .-fxp_double_to_fxp
.align 2
.global fxp_float_to_fxp_array
.type fxp_float_to_fxp_array, %function
fxp_float_to_fxp_array:
.LFB20:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str wzr, [sp, 76]
b .L57
.L58:
ldrsw x0, [sp, 76]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x0, x1, x0
ldr s0, [x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x19, x1, x0
bl fxp_float_to_fxp
str x0, [x19]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L57:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L58
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE20:
.size fxp_float_to_fxp_array, .-fxp_float_to_fxp_array
.align 2
.global fxp_double_to_fxp_array
.type fxp_double_to_fxp_array, %function
fxp_double_to_fxp_array:
.LFB21:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str wzr, [sp, 76]
b .L60
.L61:
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x19, x1, x0
bl fxp_double_to_fxp
str x0, [x19]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L60:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L61
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE21:
.size fxp_double_to_fxp_array, .-fxp_double_to_fxp_array
.align 2
.global fxp_to_float
.type fxp_to_float, %function
fxp_to_float:
.LFB22:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
ldr x0, [sp, 8]
str w0, [sp, 24]
ldr w0, [sp, 24]
scvtf d1, w0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, scale_factor_inv
add x0, x0, :lo12:scale_factor_inv
sxtw x1, w1
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
fcvt s0, d0
str s0, [sp, 28]
ldr s0, [sp, 28]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE22:
.size fxp_to_float, .-fxp_to_float
.align 2
.global fxp_to_double
.type fxp_to_double, %function
fxp_to_double:
.LFB23:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
ldr x0, [sp, 8]
str w0, [sp, 20]
ldr w0, [sp, 20]
scvtf d1, w0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, scale_factor_inv
add x0, x0, :lo12:scale_factor_inv
sxtw x1, w1
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
str d0, [sp, 24]
ldr d0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE23:
.size fxp_to_double, .-fxp_to_double
.align 2
.global fxp_to_float_array
.type fxp_to_float_array, %function
fxp_to_float_array:
.LFB24:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str wzr, [sp, 76]
b .L67
.L68:
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x19, x1, x0
mov x0, x2
bl fxp_to_float
str s0, [x19]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L67:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L68
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE24:
.size fxp_to_float_array, .-fxp_to_float_array
.align 2
.global fxp_to_double_array
.type fxp_to_double_array, %function
fxp_to_double_array:
.LFB25:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str wzr, [sp, 76]
b .L70
.L71:
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x19, x1, x0
mov x0, x2
bl fxp_to_double
str d0, [x19]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L70:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L71
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE25:
.size fxp_to_double_array, .-fxp_to_double_array
.align 2
.global fxp_abs
.type fxp_abs, %function
fxp_abs:
.LFB26:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
csneg x0, x0, x0, ge
str x0, [sp, 40]
ldr x0, [sp, 40]
bl fxp_quantize
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE26:
.size fxp_abs, .-fxp_abs
.align 2
.global fxp_add
.type fxp_add, %function
fxp_add:
.LFB27:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x1, [sp, 24]
ldr x0, [sp, 16]
add x0, x1, x0
str x0, [sp, 40]
ldr x0, [sp, 40]
bl fxp_quantize
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE27:
.size fxp_add, .-fxp_add
.align 2
.global fxp_sub
.type fxp_sub, %function
fxp_sub:
.LFB28:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x1, [sp, 24]
ldr x0, [sp, 16]
sub x0, x1, x0
str x0, [sp, 40]
ldr x0, [sp, 40]
bl fxp_quantize
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE28:
.size fxp_sub, .-fxp_sub
.align 2
.global fxp_mult
.type fxp_mult, %function
fxp_mult:
.LFB29:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x1, [sp, 24]
ldr x0, [sp, 16]
mul x0, x1, x0
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
blt .L79
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
sxtw x1, w0
ldr x0, [sp, 40]
and x0, x1, x0
lsl x1, x0, 1
ldr x0, [sp, 40]
add x1, x1, x0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
asr x0, x1, x0
str x0, [sp, 32]
b .L80
.L79:
ldr x0, [sp, 40]
neg x1, x0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
sub w0, w0, #1
mov w2, 1
lsl w0, w2, w0
sxtw x0, w0
and x0, x1, x0
lsl x1, x0, 1
ldr x0, [sp, 40]
sub x1, x1, x0
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
asr x0, x1, x0
neg x0, x0
str x0, [sp, 32]
.L80:
ldr x0, [sp, 32]
bl fxp_quantize
str x0, [sp, 32]
ldr x0, [sp, 32]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE29:
.size fxp_mult, .-fxp_mult
.align 2
.global fxp_div
.type fxp_div, %function
fxp_div:
.LFB30:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
cmp x0, 0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assume
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
ldr x1, [sp, 24]
lsl x1, x1, x0
ldr x0, [sp, 16]
sdiv x0, x1, x0
str x0, [sp, 40]
ldr x0, [sp, 40]
bl fxp_quantize
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE30:
.size fxp_div, .-fxp_div
.align 2
.global fxp_neg
.type fxp_neg, %function
fxp_neg:
.LFB31:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
neg x0, x0
str x0, [sp, 40]
ldr x0, [sp, 40]
bl fxp_quantize
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE31:
.size fxp_neg, .-fxp_neg
.align 2
.global fxp_sign
.type fxp_sign, %function
fxp_sign:
.LFB32:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
ldr x0, [sp, 8]
cmp x0, 0
beq .L87
ldr x0, [sp, 8]
cmp x0, 0
bge .L88
adrp x0, _fxp_minus_one
add x0, x0, :lo12:_fxp_minus_one
ldr x0, [x0]
b .L91
.L88:
adrp x0, _fxp_one
add x0, x0, :lo12:_fxp_one
ldr x0, [x0]
b .L91
.L87:
mov x0, 0
.L91:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE32:
.size fxp_sign, .-fxp_sign
.align 2
.global fxp_shrl
.type fxp_shrl, %function
fxp_shrl:
.LFB33:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str w1, [sp, 4]
ldr x0, [sp, 8]
mov w1, w0
ldr w0, [sp, 4]
lsr w0, w1, w0
uxtw x0, w0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE33:
.size fxp_shrl, .-fxp_shrl
.align 2
.global fxp_square
.type fxp_square, %function
fxp_square:
.LFB34:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x1, [sp, 24]
ldr x0, [sp, 24]
bl fxp_mult
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE34:
.size fxp_square, .-fxp_square
.section .rodata
.align 3
.LC4:
.string "\n%i"
.text
.align 2
.global fxp_print_int
.type fxp_print_int, %function
fxp_print_int:
.LFB35:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE35:
.size fxp_print_int, .-fxp_print_int
.section .rodata
.align 3
.LC5:
.string "\n%f"
.text
.align 2
.global fxp_print_float
.type fxp_print_float, %function
fxp_print_float:
.LFB36:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
bl fxp_to_float
fcvt d0, s0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl printf
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE36:
.size fxp_print_float, .-fxp_print_float
.align 2
.global fxp_print_float_array
.type fxp_print_float_array, %function
fxp_print_float_array:
.LFB37:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 44]
b .L99
.L100:
ldrsw x0, [sp, 44]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
bl fxp_to_float
fcvt d0, s0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl printf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L99:
ldr w1, [sp, 44]
ldr w0, [sp, 20]
cmp w1, w0
blt .L100
nop
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE37:
.size fxp_print_float_array, .-fxp_print_float_array
.section .rodata
.align 3
.LC6:
.string "%s = {"
.align 3
.LC7:
.string " %jd "
.align 3
.LC8:
.string "}"
.text
.align 2
.global print_fxp_array_elements
.type print_fxp_array_elements, %function
print_fxp_array_elements:
.LFB38:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
ldr x1, [sp, 40]
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl printf
str wzr, [sp, 60]
b .L102
.L103:
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 32]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl printf
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L102:
ldr w1, [sp, 60]
ldr w0, [sp, 28]
cmp w1, w0
blt .L103
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl puts
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE38:
.size print_fxp_array_elements, .-print_fxp_array_elements
.align 2
.global initialize_array
.type initialize_array, %function
initialize_array:
.LFB39:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str w1, [sp, 4]
str wzr, [sp, 28]
b .L105
.L106:
ldrsw x0, [sp, 28]
lsl x0, x0, 3
ldr x1, [sp, 8]
add x0, x1, x0
str xzr, [x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L105:
ldr w1, [sp, 28]
ldr w0, [sp, 4]
cmp w1, w0
blt .L106
nop
nop
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE39:
.size initialize_array, .-initialize_array
.align 2
.global revert_array
.type revert_array, %function
revert_array:
.LFB40:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
ldr w1, [sp, 28]
ldr x0, [sp, 32]
bl initialize_array
str wzr, [sp, 60]
b .L108
.L109:
ldr w1, [sp, 28]
ldr w0, [sp, 60]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x2, [sp, 32]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L108:
ldr w1, [sp, 60]
ldr w0, [sp, 28]
cmp w1, w0
blt .L109
nop
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE40:
.size revert_array, .-revert_array
.align 2
.global internal_pow
.type internal_pow, %function
internal_pow:
.LFB41:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str d0, [sp, 8]
str d1, [sp]
fmov d0, 1.0e+0
str d0, [sp, 24]
str wzr, [sp, 20]
b .L111
.L112:
ldr d1, [sp, 24]
ldr d0, [sp, 8]
fmul d0, d1, d0
str d0, [sp, 24]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L111:
ldr w0, [sp, 20]
scvtf d0, w0
ldr d1, [sp]
fcmpe d1, d0
bgt .L112
ldr d0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE41:
.size internal_pow, .-internal_pow
.align 2
.global internal_abs
.type internal_abs, %function
internal_abs:
.LFB42:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str d0, [sp, 8]
ldr d0, [sp, 8]
fcmpe d0, #0.0
bmi .L119
b .L120
.L119:
ldr d0, [sp, 8]
fneg d0, d0
b .L118
.L120:
ldr d0, [sp, 8]
.L118:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE42:
.size internal_abs, .-internal_abs
.align 2
.global fatorial
.type fatorial, %function
fatorial:
.LFB43:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
beq .L122
ldr w0, [sp, 28]
sub w0, w0, #1
bl fatorial
mov w1, w0
ldr w0, [sp, 28]
mul w0, w1, w0
b .L124
.L122:
mov w0, 1
.L124:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE43:
.size fatorial, .-fatorial
.section .rodata
.align 3
.LC9:
.string "[DEBUG] the first constraint of Jury criteria failed: (F(1) > 0)"
.align 3
.LC10:
.string "[DEBUG] the second constraint of Jury criteria failed: (F(-1)*(-1)^n > 0)"
.align 3
.LC11:
.string "[DEBUG] the third constraint of Jury criteria failed: (abs(a0) < a_{n}*z^{n})"
.text
.align 2
.global check_stability
.type check_stability, %function
check_stability:
.LFB44:
.cfi_startproc
stp x29, x30, [sp, -256]!
.cfi_def_cfa_offset 256
.cfi_offset 29, -256
.cfi_offset 30, -248
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
stp x27, x28, [sp, 80]
str d8, [sp, 96]
sub sp, sp, #16
.cfi_offset 19, -240
.cfi_offset 20, -232
.cfi_offset 21, -224
.cfi_offset 22, -216
.cfi_offset 23, -208
.cfi_offset 24, -200
.cfi_offset 25, -192
.cfi_offset 26, -184
.cfi_offset 27, -176
.cfi_offset 28, -168
.cfi_offset 72, -160
str x0, [x29, 152]
str w1, [x29, 148]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 248]
mov x1, 0
mov x0, sp
str x0, [x29, 120]
ldr w0, [x29, 148]
lsl w0, w0, 1
sub w0, w0, #1
str w0, [x29, 188]
ldr w0, [x29, 148]
str w0, [x29, 172]
ldr w28, [x29, 148]
ldr w30, [x29, 188]
sxtw x0, w28
sub x0, x0, #1
str x0, [x29, 208]
sxtw x0, w28
mov x20, x0
mov x21, 0
lsr x0, x20, 58
lsl x19, x21, 6
orr x19, x0, x19
lsl x18, x20, 6
sxtw x0, w28
lsl x19, x0, 3
sxtw x0, w30
sub x0, x0, #1
str x0, [x29, 216]
sxtw x0, w28
mov x8, x0
mov x9, 0
sxtw x0, w30
mov x6, x0
mov x7, 0
mul x1, x8, x6
umulh x0, x8, x6
madd x0, x9, x6, x0
madd x0, x8, x7, x0
str x1, [x29, 128]
str x0, [x29, 136]
ldp x6, x7, [x29, 128]
mov x0, x6
lsr x0, x0, 58
mov x1, x7
lsl x17, x1, 6
orr x17, x0, x17
mov x0, x6
lsl x16, x0, 6
sxtw x0, w28
mov x4, x0
mov x5, 0
sxtw x0, w30
mov x2, x0
mov x3, 0
mul x1, x4, x2
umulh x0, x4, x2
madd x0, x5, x2, x0
madd x0, x4, x3, x0
mov x26, x1
mov x27, x0
lsr x0, x26, 58
lsl x15, x27, 6
orr x15, x0, x15
lsl x14, x26, 6
sxtw x1, w28
sxtw x0, w30
mul x0, x1, x0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L126:
cmp sp, x1
beq .L127
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L126
.L127:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L128
str xzr, [sp, 1024]
.L128:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 224]
ldr w0, [x29, 148]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 232]
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x13, x25, 6
orr x13, x1, x13
lsl x12, x24, 6
sxtw x1, w0
mov x22, x1
mov x23, 0
lsr x1, x22, 58
lsl x11, x23, 6
orr x11, x1, x11
lsl x10, x22, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L129:
cmp sp, x1
beq .L130
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L129
.L130:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L131
str xzr, [sp, 1024]
.L131:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 240]
str wzr, [x29, 176]
b .L132
.L133:
ldrsw x0, [x29, 176]
lsl x0, x0, 3
ldr x1, [x29, 152]
add x0, x1, x0
ldr d0, [x0]
ldr x0, [x29, 240]
ldrsw x1, [x29, 176]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L132:
ldr w1, [x29, 176]
ldr w0, [x29, 148]
cmp w1, w0
blt .L133
str xzr, [x29, 200]
str wzr, [x29, 176]
b .L134
.L135:
ldrsw x0, [x29, 176]
lsl x0, x0, 3
ldr x1, [x29, 152]
add x0, x1, x0
ldr d0, [x0]
ldr d1, [x29, 200]
fadd d0, d1, d0
str d0, [x29, 200]
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L134:
ldr w1, [x29, 176]
ldr w0, [x29, 148]
cmp w1, w0
blt .L135
ldr d0, [x29, 200]
fcmpe d0, #0.0
bls .L164
b .L167
.L164:
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl printf
mov w0, 0
b .L138
.L167:
str xzr, [x29, 200]
str wzr, [x29, 176]
b .L139
.L140:
ldrsw x0, [x29, 176]
lsl x0, x0, 3
ldr x1, [x29, 152]
add x0, x1, x0
ldr d8, [x0]
ldr w0, [x29, 148]
sub w1, w0, #1
ldr w0, [x29, 176]
sub w0, w1, w0
scvtf d0, w0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmul d0, d8, d0
ldr d1, [x29, 200]
fadd d0, d1, d0
str d0, [x29, 200]
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L139:
ldr w1, [x29, 176]
ldr w0, [x29, 148]
cmp w1, w0
blt .L140
ldr w0, [x29, 148]
sub w0, w0, #1
scvtf d0, w0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmov d1, d0
ldr d0, [x29, 200]
fmul d0, d0, d1
str d0, [x29, 200]
ldr d0, [x29, 200]
fcmpe d0, #0.0
bls .L165
b .L168
.L165:
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl printf
mov w0, 0
b .L138
.L168:
ldrsw x0, [x29, 148]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [x29, 152]
add x0, x1, x0
ldr d0, [x0]
bl internal_abs
fmov d1, d0
ldr x0, [x29, 152]
ldr d0, [x0]
fcmpe d1, d0
bgt .L166
b .L169
.L166:
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl printf
mov w0, 0
b .L138
.L169:
str wzr, [x29, 176]
b .L145
.L148:
str wzr, [x29, 180]
b .L146
.L147:
lsr x1, x19, 3
ldr x0, [x29, 224]
ldrsw x2, [x29, 180]
ldrsw x3, [x29, 176]
mul x1, x3, x1
add x1, x2, x1
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 180]
add w0, w0, 1
str w0, [x29, 180]
.L146:
ldr w1, [x29, 180]
ldr w0, [x29, 172]
cmp w1, w0
blt .L147
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L145:
ldr w1, [x29, 176]
ldr w0, [x29, 188]
cmp w1, w0
blt .L148
str wzr, [x29, 176]
b .L149
.L157:
str wzr, [x29, 180]
b .L150
.L156:
ldr w0, [x29, 176]
cmp w0, 0
bne .L151
ldrsw x0, [x29, 180]
lsl x0, x0, 3
ldr x1, [x29, 152]
add x0, x1, x0
lsr x1, x19, 3
ldr d0, [x0]
ldr x0, [x29, 224]
ldrsw x2, [x29, 180]
ldrsw x3, [x29, 176]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
b .L152
.L151:
ldr w0, [x29, 176]
and w0, w0, 1
cmp w0, 0
beq .L153
str wzr, [x29, 184]
b .L154
.L155:
lsr x2, x19, 3
ldr w0, [x29, 176]
sub w4, w0, #1
ldr w1, [x29, 172]
ldr w0, [x29, 184]
sub w0, w1, w0
sub w3, w0, #1
lsr x1, x19, 3
ldr x0, [x29, 224]
sxtw x3, w3
sxtw x4, w4
mul x2, x4, x2
add x2, x3, x2
ldr d0, [x0, x2, lsl 3]
ldr x0, [x29, 224]
ldrsw x2, [x29, 184]
ldrsw x3, [x29, 176]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 184]
add w0, w0, 1
str w0, [x29, 184]
.L154:
ldr w1, [x29, 184]
ldr w0, [x29, 172]
cmp w1, w0
blt .L155
ldr w0, [x29, 172]
sub w0, w0, #1
str w0, [x29, 172]
ldr w0, [x29, 172]
str w0, [x29, 180]
b .L152
.L153:
lsr x1, x19, 3
ldr w0, [x29, 176]
sub w3, w0, #2
ldr x0, [x29, 224]
ldrsw x2, [x29, 180]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d1, [x0, x1, lsl 3]
lsr x1, x19, 3
ldr w0, [x29, 176]
sub w3, w0, #2
ldr x0, [x29, 224]
ldrsw x2, [x29, 172]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d2, [x0, x1, lsl 3]
lsr x1, x19, 3
ldr w0, [x29, 176]
sub w2, w0, #2
ldr x0, [x29, 224]
sxtw x2, w2
mul x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fdiv d2, d2, d0
lsr x1, x19, 3
ldr w0, [x29, 176]
sub w3, w0, #1
ldr x0, [x29, 224]
ldrsw x2, [x29, 180]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
lsr x1, x19, 3
fsub d0, d1, d0
ldr x0, [x29, 224]
ldrsw x2, [x29, 180]
ldrsw x3, [x29, 176]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
.L152:
ldr w0, [x29, 180]
add w0, w0, 1
str w0, [x29, 180]
.L150:
ldr w1, [x29, 180]
ldr w0, [x29, 172]
cmp w1, w0
blt .L156
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L149:
ldr w1, [x29, 176]
ldr w0, [x29, 188]
cmp w1, w0
blt .L157
ldr x0, [x29, 224]
ldr d0, [x0]
fcmpe d0, #0.0
cset w0, ge
and w0, w0, 255
str w0, [x29, 192]
str wzr, [x29, 176]
b .L158
.L161:
ldr w0, [x29, 176]
and w0, w0, 1
cmp w0, 0
bne .L159
lsr x1, x19, 3
ldr x0, [x29, 224]
ldrsw x2, [x29, 176]
mul x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fcmpe d0, #0.0
cset w0, ge
and w0, w0, 255
str w0, [x29, 196]
ldr w1, [x29, 192]
ldr w0, [x29, 196]
cmp w1, w0
beq .L170
mov w0, 0
b .L138
.L170:
nop
.L159:
ldr w0, [x29, 176]
add w0, w0, 1
str w0, [x29, 176]
.L158:
ldr w1, [x29, 176]
ldr w0, [x29, 188]
cmp w1, w0
blt .L161
mov w0, 1
.L138:
ldr x1, [x29, 120]
mov sp, x1
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 248]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L163
bl __stack_chk_fail
.L163:
mov w0, w1
mov sp, x29
ldr d8, [sp, 96]
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x27, x28, [sp, 80]
ldp x29, x30, [sp], 256
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_restore 72
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE44:
.size check_stability, .-check_stability
.align 2
.global poly_sum
.type poly_sum, %function
poly_sum:
.LFB45:
.cfi_startproc
sub sp, sp, #64
.cfi_def_cfa_offset 64
str x0, [sp, 40]
str w1, [sp, 36]
str x2, [sp, 24]
str w3, [sp, 32]
str x4, [sp, 16]
str w5, [sp, 12]
ldr w0, [sp, 36]
ldr w2, [sp, 32]
ldr w1, [sp, 32]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 12]
str wzr, [sp, 60]
b .L172
.L175:
ldr w1, [sp, 36]
ldr w0, [sp, 32]
cmp w1, w0
ble .L173
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w1, [sp, 36]
ldr w0, [sp, 32]
sub w0, w1, w0
ldr w1, [sp, 60]
cmp w1, w0
blt .L174
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
ldr d1, [x0]
ldr w1, [sp, 60]
ldr w0, [sp, 36]
sub w1, w1, w0
ldr w0, [sp, 32]
add w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
b .L174
.L173:
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x1, x1, x0
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w1, [sp, 32]
ldr w0, [sp, 36]
sub w0, w1, w0
ldr w1, [sp, 60]
cmp w1, w0
blt .L174
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
ldr d1, [x0]
ldr w1, [sp, 60]
ldr w0, [sp, 32]
sub w1, w1, w0
ldr w0, [sp, 36]
add w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
.L174:
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L172:
ldr w1, [sp, 60]
ldr w0, [sp, 12]
cmp w1, w0
blt .L175
nop
nop
add sp, sp, 64
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE45:
.size poly_sum, .-poly_sum
.align 2
.global poly_mult
.type poly_mult, %function
poly_mult:
.LFB46:
.cfi_startproc
sub sp, sp, #64
.cfi_def_cfa_offset 64
str x0, [sp, 40]
str w1, [sp, 36]
str x2, [sp, 24]
str w3, [sp, 32]
str x4, [sp, 16]
str w5, [sp, 12]
ldr w1, [sp, 36]
ldr w0, [sp, 32]
add w0, w1, w0
sub w0, w0, #1
str w0, [sp, 12]
str wzr, [sp, 52]
b .L177
.L180:
str wzr, [sp, 56]
b .L178
.L179:
ldr w1, [sp, 36]
ldr w0, [sp, 32]
add w1, w1, w0
ldr w0, [sp, 52]
sub w1, w1, w0
ldr w0, [sp, 56]
sub w0, w1, w0
sub w0, w0, #2
str w0, [sp, 60]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
str xzr, [x0]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L178:
ldr w1, [sp, 56]
ldr w0, [sp, 32]
cmp w1, w0
blt .L179
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L177:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
blt .L180
str wzr, [sp, 52]
b .L181
.L184:
str wzr, [sp, 56]
b .L182
.L183:
ldr w1, [sp, 36]
ldr w0, [sp, 32]
add w1, w1, w0
ldr w0, [sp, 52]
sub w1, w1, w0
ldr w0, [sp, 56]
sub w0, w1, w0
sub w0, w0, #2
str w0, [sp, 60]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
ldr d1, [x0]
ldr w1, [sp, 36]
ldr w0, [sp, 52]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x0, x1, x0
ldr d2, [x0]
ldr w1, [sp, 32]
ldr w0, [sp, 56]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
fmul d0, d2, d0
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L182:
ldr w1, [sp, 56]
ldr w0, [sp, 32]
cmp w1, w0
blt .L183
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L181:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
blt .L184
nop
nop
add sp, sp, 64
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE46:
.size poly_mult, .-poly_mult
.section .rodata
.align 3
.LC12:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/core/util.h"
.align 3
.LC13:
.string "!(window_count == window_size)"
.text
.align 2
.global double_check_oscillations
.type double_check_oscillations, %function
double_check_oscillations:
.LFB47:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr x0, [sp, 24]
ldr d1, [x0]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
fcmp d1, d0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [sp, 40]
str wzr, [sp, 44]
mov w0, 2
str w0, [sp, 48]
b .L186
.L193:
ldr w0, [sp, 48]
str w0, [sp, 56]
str wzr, [sp, 52]
b .L187
.L192:
ldr w1, [sp, 40]
ldr w0, [sp, 56]
cmp w1, w0
ble .L188
str wzr, [sp, 40]
str wzr, [sp, 44]
.L188:
ldr w1, [sp, 52]
ldr w0, [sp, 56]
add w0, w1, w0
str w0, [sp, 60]
ldr w1, [sp, 60]
ldr w0, [sp, 20]
cmp w1, w0
bge .L194
ldrsw x0, [sp, 52]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
fcmp d1, d0
bne .L190
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
cmp w1, w0
bne .L190
adrp x0, __PRETTY_FUNCTION__.19
add x3, x0, :lo12:__PRETTY_FUNCTION__.19
mov w2, 209
adrp x0, .LC12
add x1, x0, :lo12:.LC12
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl __assert_fail
.L190:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L187:
ldr w1, [sp, 52]
ldr w0, [sp, 20]
cmp w1, w0
blt .L192
b .L191
.L194:
nop
.L191:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L186:
ldr w1, [sp, 48]
ldr w0, [sp, 20]
cmp w1, w0
blt .L193
nop
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE47:
.size double_check_oscillations, .-double_check_oscillations
.section .rodata
.align 3
.LC14:
.string "window_size %d\n"
.align 3
.LC15:
.string "%.0f == %.0f\n"
.align 3
.LC16:
.string "desired_elements %d\n"
.align 3
.LC17:
.string "found_elements %d\n"
.text
.align 2
.global double_check_limit_cycle
.type double_check_limit_cycle, %function
double_check_limit_cycle:
.LFB48:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
str d0, [sp, 56]
str wzr, [sp, 36]
mov w0, 1
str w0, [sp, 40]
ldr w0, [sp, 20]
sub w0, w0, #2
str w0, [sp, 36]
b .L196
.L200:
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
ldr d1, [sp, 56]
fcmp d1, d0
beq .L207
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L196:
ldr w0, [sp, 36]
cmp w0, 0
bge .L200
b .L199
.L207:
nop
.L199:
ldr w1, [sp, 40]
ldr w0, [sp, 20]
cmp w1, w0
beq .L201
ldr w0, [sp, 40]
cmp w0, 1
beq .L201
mov w0, 1
b .L202
.L201:
mov w0, 0
.L202:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w1, [sp, 40]
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl printf
ldr w0, [sp, 40]
lsl w0, w0, 1
str w0, [sp, 48]
str wzr, [sp, 44]
ldr w0, [sp, 20]
sub w0, w0, #1
str w0, [sp, 36]
b .L203
.L206:
ldr w1, [sp, 20]
ldr w0, [sp, 40]
sub w0, w1, w0
ldr w1, [sp, 36]
cmp w1, w0
blt .L204
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
ldr w1, [sp, 36]
ldr w0, [sp, 40]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d1, [x0]
adrp x0, .LC15
add x0, x0, :lo12:.LC15
bl printf
ldr w1, [sp, 36]
ldr w0, [sp, 40]
sub w0, w1, w0
str w0, [sp, 52]
ldr w0, [sp, 52]
cmp w0, 0
ble .L205
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d1, [x0]
ldr w1, [sp, 36]
ldr w0, [sp, 40]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr d0, [x0]
fcmp d1, d0
bne .L205
ldr w0, [sp, 44]
add w0, w0, 2
str w0, [sp, 44]
.L204:
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L203:
ldr w0, [sp, 36]
cmp w0, 0
bge .L206
.L205:
ldr w1, [sp, 48]
adrp x0, .LC16
add x0, x0, :lo12:.LC16
bl printf
ldr w1, [sp, 44]
adrp x0, .LC17
add x0, x0, :lo12:.LC17
bl printf
ldr w1, [sp, 48]
ldr w0, [sp, 44]
cmp w1, w0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assert
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE48:
.size double_check_limit_cycle, .-double_check_limit_cycle
.align 2
.global double_check_persistent_limit_cycle
.type double_check_persistent_limit_cycle, %function
double_check_persistent_limit_cycle:
.LFB49:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -160
.cfi_offset 20, -152
.cfi_offset 21, -144
.cfi_offset 22, -136
.cfi_offset 23, -128
.cfi_offset 24, -120
.cfi_offset 25, -112
.cfi_offset 26, -104
.cfi_offset 27, -96
str x0, [x29, 104]
str w1, [x29, 100]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 168]
mov x1, 0
mov x0, sp
mov x19, x0
str wzr, [x29, 128]
str wzr, [x29, 132]
str wzr, [x29, 136]
ldr x0, [x29, 104]
ldr d0, [x0]
str d0, [x29, 144]
str wzr, [x29, 128]
b .L209
.L214:
ldrsw x0, [x29, 128]
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr d0, [x0]
ldr d1, [x29, 144]
fcmp d1, d0
beq .L210
ldr w0, [x29, 136]
add w0, w0, 1
str w0, [x29, 136]
b .L211
.L210:
ldr w0, [x29, 136]
cmp w0, 0
bne .L230
ldr w0, [x29, 132]
add w0, w0, 1
str w0, [x29, 132]
.L211:
ldr w0, [x29, 128]
add w0, w0, 1
str w0, [x29, 128]
.L209:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L214
b .L213
.L230:
nop
.L213:
ldr w1, [x29, 136]
ldr w0, [x29, 132]
add w0, w1, w0
str w0, [x29, 136]
ldr w0, [x29, 136]
cmp w0, 1
ble .L215
ldr w0, [x29, 100]
lsr w1, w0, 31
add w0, w1, w0
asr w0, w0, 1
mov w1, w0
ldr w0, [x29, 136]
cmp w0, w1
bgt .L215
mov w0, 1
b .L216
.L215:
mov w0, 0
.L216:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w0, [x29, 136]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 152]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 58
lsl x23, x27, 6
orr x23, x1, x23
lsl x22, x26, 6
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x21, x25, 6
orr x21, x1, x21
lsl x20, x24, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L217:
cmp sp, x1
beq .L218
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L217
.L218:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L219
str xzr, [sp, 1024]
.L219:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 160]
str wzr, [x29, 128]
b .L220
.L222:
ldr w1, [x29, 128]
ldr w0, [x29, 136]
cmp w1, w0
bge .L221
ldrsw x0, [x29, 128]
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr d0, [x0]
ldr x0, [x29, 160]
ldrsw x1, [x29, 128]
str d0, [x0, x1, lsl 3]
.L221:
ldr w0, [x29, 128]
add w0, w0, 1
str w0, [x29, 128]
.L220:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L222
str wzr, [x29, 128]
str wzr, [x29, 140]
strb wzr, [x29, 127]
b .L223
.L227:
ldr w0, [x29, 128]
add w1, w0, 1
str w1, [x29, 128]
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr d1, [x0]
ldr w0, [x29, 140]
add w1, w0, 1
str w1, [x29, 140]
ldr x1, [x29, 160]
sxtw x0, w0
ldr d0, [x1, x0, lsl 3]
fcmp d1, d0
bne .L224
mov w0, 1
strb w0, [x29, 127]
ldr w1, [x29, 140]
ldr w0, [x29, 136]
cmp w1, w0
bne .L223
b .L229
.L224:
strb wzr, [x29, 127]
b .L226
.L229:
str wzr, [x29, 140]
.L223:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L227
.L226:
ldrb w0, [x29, 127]
cmp w0, 0
cset w0, ne
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
mov sp, x19
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 168]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L228
bl __stack_chk_fail
.L228:
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE49:
.size double_check_persistent_limit_cycle, .-double_check_persistent_limit_cycle
.section .rodata
.align 3
.LC18:
.string " %.32f "
.text
.align 2
.global print_array_elements
.type print_array_elements, %function
print_array_elements:
.LFB50:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
ldr x1, [sp, 40]
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl printf
str wzr, [sp, 60]
b .L232
.L233:
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x1, [sp, 32]
add x0, x1, x0
ldr d0, [x0]
adrp x0, .LC18
add x0, x0, :lo12:.LC18
bl printf
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L232:
ldr w1, [sp, 60]
ldr w0, [sp, 28]
cmp w1, w0
blt .L233
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl puts
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE50:
.size print_array_elements, .-print_array_elements
.align 2
.global double_add_matrix
.type double_add_matrix, %function
double_add_matrix:
.LFB51:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str w0, [sp, 28]
str w1, [sp, 24]
str x2, [sp, 16]
str x3, [sp, 8]
str x4, [sp]
str wzr, [sp, 40]
b .L235
.L238:
str wzr, [sp, 44]
b .L236
.L237:
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 8]
add x0, x1, x0
ldr w1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp]
add x0, x1, x0
fadd d0, d1, d0
ldr w1, [sp, 44]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L236:
ldr w1, [sp, 44]
ldr w0, [sp, 24]
cmp w1, w0
bcc .L237
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L235:
ldr w1, [sp, 40]
ldr w0, [sp, 28]
cmp w1, w0
bcc .L238
nop
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE51:
.size double_add_matrix, .-double_add_matrix
.align 2
.global double_sub_matrix
.type double_sub_matrix, %function
double_sub_matrix:
.LFB52:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str w0, [sp, 28]
str w1, [sp, 24]
str x2, [sp, 16]
str x3, [sp, 8]
str x4, [sp]
str wzr, [sp, 40]
b .L240
.L243:
str wzr, [sp, 44]
b .L241
.L242:
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 8]
add x0, x1, x0
ldr w1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp]
add x0, x1, x0
fsub d0, d1, d0
ldr w1, [sp, 44]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L241:
ldr w1, [sp, 44]
ldr w0, [sp, 24]
cmp w1, w0
bcc .L242
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L240:
ldr w1, [sp, 40]
ldr w0, [sp, 28]
cmp w1, w0
bcc .L243
nop
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE52:
.size double_sub_matrix, .-double_sub_matrix
.section .rodata
.align 3
.LC19:
.string "\nError! Operation invalid, please enter with valid matrices."
.text
.align 2
.global double_matrix_multiplication
.type double_matrix_multiplication, %function
double_matrix_multiplication:
.LFB53:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str w0, [sp, 60]
str w1, [sp, 56]
str w2, [sp, 52]
str w3, [sp, 48]
str x4, [sp, 40]
str x5, [sp, 32]
str x6, [sp, 24]
ldr w1, [sp, 56]
ldr w0, [sp, 52]
cmp w1, w0
bne .L245
str wzr, [sp, 76]
b .L246
.L249:
str wzr, [sp, 80]
b .L247
.L248:
ldr w0, [sp, 76]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x0, x1, x0
ldr w1, [sp, 80]
str xzr, [x0, x1, lsl 3]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L247:
ldr w1, [sp, 80]
ldr w0, [sp, 48]
cmp w1, w0
bcc .L248
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L246:
ldr w1, [sp, 76]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L249
str wzr, [sp, 76]
b .L250
.L255:
str wzr, [sp, 80]
b .L251
.L254:
str wzr, [sp, 84]
b .L252
.L253:
ldr w0, [sp, 76]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 84]
ldr d1, [x0, x1, lsl 3]
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 80]
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 76]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x0, x1, x0
ldr w1, [sp, 80]
ldr d1, [x0, x1, lsl 3]
ldr w0, [sp, 76]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 84]
ldr d2, [x0, x1, lsl 3]
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 80]
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
ldr w0, [sp, 76]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x0, x1, x0
fadd d0, d1, d0
ldr w1, [sp, 80]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L252:
ldr w1, [sp, 84]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L253
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L251:
ldr w1, [sp, 80]
ldr w0, [sp, 48]
cmp w1, w0
bcc .L254
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L250:
ldr w1, [sp, 76]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L255
b .L257
.L245:
adrp x0, .LC19
add x0, x0, :lo12:.LC19
bl puts
.L257:
nop
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE53:
.size double_matrix_multiplication, .-double_matrix_multiplication
.align 2
.global fxp_matrix_multiplication
.type fxp_matrix_multiplication, %function
fxp_matrix_multiplication:
.LFB54:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
stp x19, x20, [sp, 16]
.cfi_offset 19, -80
.cfi_offset 20, -72
str w0, [sp, 76]
str w1, [sp, 72]
str w2, [sp, 68]
str w3, [sp, 64]
str x4, [sp, 56]
str x5, [sp, 48]
str x6, [sp, 40]
ldr w1, [sp, 72]
ldr w0, [sp, 68]
cmp w1, w0
bne .L259
str wzr, [sp, 84]
b .L260
.L263:
str wzr, [sp, 88]
b .L261
.L262:
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 88]
str xzr, [x0, x1, lsl 3]
ldr w0, [sp, 88]
add w0, w0, 1
str w0, [sp, 88]
.L261:
ldr w1, [sp, 88]
ldr w0, [sp, 64]
cmp w1, w0
bcc .L262
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L260:
ldr w1, [sp, 84]
ldr w0, [sp, 76]
cmp w1, w0
bcc .L263
str wzr, [sp, 84]
b .L264
.L269:
str wzr, [sp, 88]
b .L265
.L268:
str wzr, [sp, 92]
b .L266
.L267:
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 88]
ldr x20, [x0, x1, lsl 3]
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 56]
add x0, x1, x0
ldr w1, [sp, 92]
ldr x2, [x0, x1, lsl 3]
ldr w0, [sp, 92]
lsl x0, x0, 5
ldr x1, [sp, 48]
add x0, x1, x0
ldr w1, [sp, 88]
ldr x0, [x0, x1, lsl 3]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x2, x0
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x19, x1, x0
mov x1, x2
mov x0, x20
bl fxp_add
mov x1, x0
ldr w0, [sp, 88]
str x1, [x19, x0, lsl 3]
ldr w0, [sp, 92]
add w0, w0, 1
str w0, [sp, 92]
.L266:
ldr w1, [sp, 92]
ldr w0, [sp, 72]
cmp w1, w0
bcc .L267
ldr w0, [sp, 88]
add w0, w0, 1
str w0, [sp, 88]
.L265:
ldr w1, [sp, 88]
ldr w0, [sp, 64]
cmp w1, w0
bcc .L268
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L264:
ldr w1, [sp, 84]
ldr w0, [sp, 76]
cmp w1, w0
bcc .L269
b .L271
.L259:
adrp x0, .LC19
add x0, x0, :lo12:.LC19
bl puts
.L271:
nop
ldp x19, x20, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE54:
.size fxp_matrix_multiplication, .-fxp_matrix_multiplication
.align 2
.global fxp_exp_matrix
.type fxp_exp_matrix, %function
fxp_exp_matrix:
.LFB55:
.cfi_startproc
stp x29, x30, [sp, -224]!
.cfi_def_cfa_offset 224
.cfi_offset 29, -224
.cfi_offset 30, -216
mov x29, sp
stp x19, x20, [sp, 16]
.cfi_offset 19, -208
.cfi_offset 20, -200
str w0, [sp, 60]
str w1, [sp, 56]
str x2, [sp, 48]
str w3, [sp, 44]
str x4, [sp, 32]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 216]
mov x1, 0
ldr w0, [sp, 44]
cmp w0, 0
bne .L273
str wzr, [sp, 72]
b .L274
.L279:
str wzr, [sp, 76]
b .L275
.L278:
ldr w1, [sp, 72]
ldr w0, [sp, 76]
cmp w1, w0
bne .L276
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x19, x1, x0
fmov d0, 1.0e+0
bl fxp_double_to_fxp
mov x1, x0
ldr w0, [sp, 76]
str x1, [x19, x0, lsl 3]
b .L277
.L276:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 76]
str xzr, [x0, x1, lsl 3]
.L277:
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L275:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L278
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L274:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L279
b .L272
.L273:
str wzr, [sp, 72]
b .L281
.L284:
str wzr, [sp, 76]
b .L282
.L283:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 48]
add x1, x1, x0
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x2, [sp, 32]
add x0, x2, x0
ldr w2, [sp, 76]
ldr x2, [x1, x2, lsl 3]
ldr w1, [sp, 76]
str x2, [x0, x1, lsl 3]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L282:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L283
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L281:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L284
ldr w0, [sp, 44]
cmp w0, 1
beq .L304
mov w0, 1
str w0, [sp, 80]
b .L286
.L301:
str wzr, [sp, 72]
b .L287
.L290:
str wzr, [sp, 76]
b .L288
.L289:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x2, [x0, x1, lsl 3]
ldr w0, [sp, 76]
ldr w1, [sp, 72]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 88
str x2, [x1, x0]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L288:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L289
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L287:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L290
str wzr, [sp, 72]
b .L291
.L294:
str wzr, [sp, 76]
b .L292
.L293:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 76]
str xzr, [x0, x1, lsl 3]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L292:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L293
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L291:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L294
str wzr, [sp, 72]
b .L295
.L300:
str wzr, [sp, 76]
b .L296
.L299:
str wzr, [sp, 84]
b .L297
.L298:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x20, [x0, x1, lsl 3]
ldr w0, [sp, 84]
ldr w1, [sp, 72]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 88
ldr x2, [x1, x0]
ldr w0, [sp, 84]
lsl x0, x0, 5
ldr x1, [sp, 48]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x0, [x0, x1, lsl 3]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x2, x0
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x19, x1, x0
mov x1, x2
mov x0, x20
bl fxp_add
mov x1, x0
ldr w0, [sp, 76]
str x1, [x19, x0, lsl 3]
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L297:
ldr w1, [sp, 84]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L298
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L296:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L299
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L295:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L300
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L286:
ldr w1, [sp, 80]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L301
b .L272
.L304:
nop
.L272:
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 216]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L303
bl __stack_chk_fail
.L303:
ldp x19, x20, [sp, 16]
ldp x29, x30, [sp], 224
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE55:
.size fxp_exp_matrix, .-fxp_exp_matrix
.align 2
.global double_exp_matrix
.type double_exp_matrix, %function
double_exp_matrix:
.LFB56:
.cfi_startproc
stp x29, x30, [sp, -208]!
.cfi_def_cfa_offset 208
.cfi_offset 29, -208
.cfi_offset 30, -200
mov x29, sp
str w0, [sp, 44]
str w1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 28]
str x4, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 200]
mov x1, 0
ldr w0, [sp, 28]
cmp w0, 0
bne .L306
str wzr, [sp, 56]
b .L307
.L312:
str wzr, [sp, 60]
b .L308
.L311:
ldr w1, [sp, 56]
ldr w0, [sp, 60]
cmp w1, w0
bne .L309
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 60]
fmov d0, 1.0e+0
str d0, [x0, x1, lsl 3]
b .L310
.L309:
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 60]
str xzr, [x0, x1, lsl 3]
.L310:
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L308:
ldr w1, [sp, 60]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L311
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L307:
ldr w1, [sp, 56]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L312
b .L305
.L306:
str wzr, [sp, 56]
b .L314
.L317:
str wzr, [sp, 60]
b .L315
.L316:
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x1, x1, x0
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x2, [sp, 16]
add x0, x2, x0
ldr w2, [sp, 60]
ldr d0, [x1, x2, lsl 3]
ldr w1, [sp, 60]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L315:
ldr w1, [sp, 60]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L316
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L314:
ldr w1, [sp, 56]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L317
ldr w0, [sp, 28]
cmp w0, 1
beq .L337
mov w0, 1
str w0, [sp, 68]
b .L319
.L334:
str wzr, [sp, 56]
b .L320
.L323:
str wzr, [sp, 60]
b .L321
.L322:
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 60]
ldr d0, [x0, x1, lsl 3]
ldr w0, [sp, 60]
ldr w1, [sp, 56]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L321:
ldr w1, [sp, 60]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L322
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L320:
ldr w1, [sp, 56]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L323
str wzr, [sp, 56]
b .L324
.L327:
str wzr, [sp, 60]
b .L325
.L326:
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 60]
str xzr, [x0, x1, lsl 3]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L325:
ldr w1, [sp, 60]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L326
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L324:
ldr w1, [sp, 56]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L327
str wzr, [sp, 56]
b .L328
.L333:
str wzr, [sp, 60]
b .L329
.L332:
str wzr, [sp, 64]
b .L330
.L331:
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
ldr w1, [sp, 60]
ldr d1, [x0, x1, lsl 3]
ldr w0, [sp, 64]
ldr w1, [sp, 56]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
ldr d2, [x1, x0]
ldr w0, [sp, 64]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x0, x1, x0
ldr w1, [sp, 60]
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
ldr w0, [sp, 56]
lsl x0, x0, 5
ldr x1, [sp, 16]
add x0, x1, x0
fadd d0, d1, d0
ldr w1, [sp, 60]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 64]
add w0, w0, 1
str w0, [sp, 64]
.L330:
ldr w1, [sp, 64]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L331
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L329:
ldr w1, [sp, 60]
ldr w0, [sp, 40]
cmp w1, w0
bcc .L332
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L328:
ldr w1, [sp, 56]
ldr w0, [sp, 44]
cmp w1, w0
bcc .L333
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L319:
ldr w1, [sp, 68]
ldr w0, [sp, 28]
cmp w1, w0
bcc .L334
b .L305
.L337:
nop
.L305:
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 200]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L336
bl __stack_chk_fail
.L336:
ldp x29, x30, [sp], 208
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE56:
.size double_exp_matrix, .-double_exp_matrix
.align 2
.global fxp_add_matrix
.type fxp_add_matrix, %function
fxp_add_matrix:
.LFB57:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str w0, [sp, 60]
str w1, [sp, 56]
str x2, [sp, 48]
str x3, [sp, 40]
str x4, [sp, 32]
str wzr, [sp, 72]
b .L339
.L342:
str wzr, [sp, 76]
b .L340
.L341:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 48]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x2, [x0, x1, lsl 3]
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x3, [x0, x1, lsl 3]
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x19, x1, x0
mov x1, x3
mov x0, x2
bl fxp_add
mov x1, x0
ldr w0, [sp, 76]
str x1, [x19, x0, lsl 3]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L340:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L341
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L339:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L342
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE57:
.size fxp_add_matrix, .-fxp_add_matrix
.align 2
.global fxp_sub_matrix
.type fxp_sub_matrix, %function
fxp_sub_matrix:
.LFB58:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str w0, [sp, 60]
str w1, [sp, 56]
str x2, [sp, 48]
str x3, [sp, 40]
str x4, [sp, 32]
str wzr, [sp, 72]
b .L344
.L347:
str wzr, [sp, 76]
b .L345
.L346:
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 48]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x2, [x0, x1, lsl 3]
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 76]
ldr x3, [x0, x1, lsl 3]
ldr w0, [sp, 72]
lsl x0, x0, 5
ldr x1, [sp, 32]
add x19, x1, x0
mov x1, x3
mov x0, x2
bl fxp_sub
mov x1, x0
ldr w0, [sp, 76]
str x1, [x19, x0, lsl 3]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L345:
ldr w1, [sp, 76]
ldr w0, [sp, 56]
cmp w1, w0
bcc .L346
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L344:
ldr w1, [sp, 72]
ldr w0, [sp, 60]
cmp w1, w0
bcc .L347
nop
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE58:
.size fxp_sub_matrix, .-fxp_sub_matrix
.section .rodata
.align 3
.LC20:
.string "\nMatrix\n=====================\n"
.align 3
.LC21:
.string "#matrix[%d][%d]: %2.2f "
.text
.align 2
.global print_matrix
.type print_matrix, %function
print_matrix:
.LFB59:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str w2, [sp, 16]
adrp x0, .LC20
add x0, x0, :lo12:.LC20
bl puts
str wzr, [sp, 40]
b .L349
.L352:
str wzr, [sp, 44]
b .L350
.L351:
ldr w0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x0, x1, x0
ldr w1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr w2, [sp, 44]
ldr w1, [sp, 40]
adrp x0, .LC21
add x0, x0, :lo12:.LC21
bl printf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L350:
ldr w1, [sp, 44]
ldr w0, [sp, 16]
cmp w1, w0
bcc .L351
mov w0, 10
bl putchar
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L349:
ldr w1, [sp, 40]
ldr w0, [sp, 20]
cmp w1, w0
bcc .L352
mov w0, 10
bl putchar
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE59:
.size print_matrix, .-print_matrix
.align 2
.global determinant
.type determinant, %function
determinant:
.LFB60:
.cfi_startproc
stp x29, x30, [sp, -208]!
.cfi_def_cfa_offset 208
.cfi_offset 29, -208
.cfi_offset 30, -200
mov x29, sp
str d8, [sp, 16]
.cfi_offset 72, -192
str x0, [sp, 40]
str w1, [sp, 36]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 200]
mov x1, 0
str xzr, [sp, 64]
ldr w0, [sp, 36]
cmp w0, 0
ble .L354
ldr w0, [sp, 36]
cmp w0, 1
bne .L355
ldr x0, [sp, 40]
ldr d0, [x0]
str d0, [sp, 64]
b .L354
.L355:
ldr w0, [sp, 36]
cmp w0, 2
bne .L356
ldr x0, [sp, 40]
ldr d1, [x0]
ldr x0, [sp, 40]
add x0, x0, 32
ldr d0, [x0, 8]
fmul d1, d1, d0
ldr x0, [sp, 40]
add x0, x0, 32
ldr d2, [x0]
ldr x0, [sp, 40]
ldr d0, [x0, 8]
fmul d0, d2, d0
fsub d0, d1, d0
str d0, [sp, 64]
b .L354
.L356:
str xzr, [sp, 64]
str wzr, [sp, 56]
b .L357
.L366:
str wzr, [sp, 48]
b .L358
.L365:
mov w0, 1
str w0, [sp, 48]
b .L359
.L364:
str wzr, [sp, 60]
str wzr, [sp, 52]
b .L360
.L363:
ldr w1, [sp, 52]
ldr w0, [sp, 56]
cmp w1, w0
beq .L369
ldrsw x0, [sp, 48]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldr w1, [sp, 48]
sub w2, w1, #1
ldrsw x1, [sp, 52]
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 60]
sxtw x1, w2
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
b .L362
.L369:
nop
.L362:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L360:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
blt .L363
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L359:
ldr w1, [sp, 48]
ldr w0, [sp, 36]
cmp w1, w0
blt .L364
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L358:
ldr w0, [sp, 36]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
blt .L365
ldr w0, [sp, 56]
scvtf d1, w0
fmov d0, 1.0e+0
fadd d1, d1, d0
fmov d0, 1.0e+0
fadd d0, d1, d0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmov d1, d0
ldr x0, [sp, 40]
ldrsw x1, [sp, 56]
ldr d0, [x0, x1, lsl 3]
fmul d8, d1, d0
ldr w0, [sp, 36]
sub w1, w0, #1
add x0, sp, 72
bl determinant
fmul d0, d8, d0
ldr d1, [sp, 64]
fadd d0, d1, d0
str d0, [sp, 64]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L357:
ldr w1, [sp, 56]
ldr w0, [sp, 36]
cmp w1, w0
blt .L366
.L354:
ldr d0, [sp, 64]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 200]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L368
bl __stack_chk_fail
.L368:
ldr d8, [sp, 16]
ldp x29, x30, [sp], 208
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE60:
.size determinant, .-determinant
.align 2
.global fxp_determinant
.type fxp_determinant, %function
fxp_determinant:
.LFB61:
.cfi_startproc
stp x29, x30, [sp, -336]!
.cfi_def_cfa_offset 336
.cfi_offset 29, -336
.cfi_offset 30, -328
mov x29, sp
str d8, [sp, 16]
.cfi_offset 72, -320
str x0, [sp, 40]
str w1, [sp, 36]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 328]
mov x1, 0
str wzr, [sp, 48]
b .L371
.L374:
str wzr, [sp, 52]
b .L372
.L373:
ldrsw x0, [sp, 48]
lsl x0, x0, 5
ldr x1, [sp, 40]
add x0, x1, x0
ldrsw x1, [sp, 52]
ldr x0, [x0, x1, lsl 3]
bl fxp_to_double
ldrsw x0, [sp, 52]
ldrsw x1, [sp, 48]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L372:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
blt .L373
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L371:
ldr w1, [sp, 48]
ldr w0, [sp, 36]
cmp w1, w0
blt .L374
str xzr, [sp, 64]
ldr w0, [sp, 36]
cmp w0, 0
ble .L375
ldr w0, [sp, 36]
cmp w0, 1
bne .L376
ldr d0, [sp, 72]
str d0, [sp, 64]
b .L375
.L376:
ldr w0, [sp, 36]
cmp w0, 2
bne .L377
ldr d1, [sp, 72]
ldr d0, [sp, 112]
fmul d1, d1, d0
ldr d2, [sp, 104]
ldr d0, [sp, 80]
fmul d0, d2, d0
fsub d0, d1, d0
str d0, [sp, 64]
b .L375
.L377:
str xzr, [sp, 64]
str wzr, [sp, 56]
b .L378
.L387:
str wzr, [sp, 48]
b .L379
.L386:
mov w0, 1
str w0, [sp, 48]
b .L380
.L385:
str wzr, [sp, 60]
str wzr, [sp, 52]
b .L381
.L384:
ldr w1, [sp, 52]
ldr w0, [sp, 56]
cmp w1, w0
beq .L390
ldr w0, [sp, 48]
sub w2, w0, #1
ldrsw x0, [sp, 52]
ldrsw x1, [sp, 48]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
ldrsw x0, [sp, 60]
sxtw x1, w2
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 200
str d0, [x1, x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
b .L383
.L390:
nop
.L383:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L381:
ldr w1, [sp, 52]
ldr w0, [sp, 36]
cmp w1, w0
blt .L384
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L380:
ldr w1, [sp, 48]
ldr w0, [sp, 36]
cmp w1, w0
blt .L385
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L379:
ldr w0, [sp, 36]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
blt .L386
ldr w0, [sp, 56]
scvtf d1, w0
fmov d0, 1.0e+0
fadd d1, d1, d0
fmov d0, 1.0e+0
fadd d0, d1, d0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmov d1, d0
ldrsw x0, [sp, 56]
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
fmul d8, d1, d0
ldr w0, [sp, 36]
sub w1, w0, #1
add x0, sp, 200
bl determinant
fmul d0, d8, d0
ldr d1, [sp, 64]
fadd d0, d1, d0
str d0, [sp, 64]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L378:
ldr w1, [sp, 56]
ldr w0, [sp, 36]
cmp w1, w0
blt .L387
.L375:
ldr d0, [sp, 64]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 328]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L389
bl __stack_chk_fail
.L389:
ldr d8, [sp, 16]
ldp x29, x30, [sp], 336
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE61:
.size fxp_determinant, .-fxp_determinant
.align 2
.global transpose
.type transpose, %function
transpose:
.LFB62:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str w2, [sp, 12]
str w3, [sp, 8]
str wzr, [sp, 40]
b .L392
.L395:
str wzr, [sp, 44]
b .L393
.L394:
ldrsw x0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x1, x1, x0
ldrsw x0, [sp, 44]
lsl x0, x0, 5
ldr x2, [sp, 16]
add x0, x2, x0
ldrsw x2, [sp, 44]
ldr d0, [x1, x2, lsl 3]
ldrsw x1, [sp, 40]
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L393:
ldr w1, [sp, 44]
ldr w0, [sp, 8]
cmp w1, w0
blt .L394
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L392:
ldr w1, [sp, 40]
ldr w0, [sp, 12]
cmp w1, w0
blt .L395
nop
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE62:
.size transpose, .-transpose
.align 2
.global fxp_transpose
.type fxp_transpose, %function
fxp_transpose:
.LFB63:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str w2, [sp, 12]
str w3, [sp, 8]
str wzr, [sp, 40]
b .L397
.L400:
str wzr, [sp, 44]
b .L398
.L399:
ldrsw x0, [sp, 40]
lsl x0, x0, 5
ldr x1, [sp, 24]
add x1, x1, x0
ldrsw x0, [sp, 44]
lsl x0, x0, 5
ldr x2, [sp, 16]
add x0, x2, x0
ldrsw x2, [sp, 44]
ldr x2, [x1, x2, lsl 3]
ldrsw x1, [sp, 40]
str x2, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L398:
ldr w1, [sp, 44]
ldr w0, [sp, 8]
cmp w1, w0
blt .L399
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L397:
ldr w1, [sp, 40]
ldr w0, [sp, 12]
cmp w1, w0
blt .L400
nop
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE63:
.size fxp_transpose, .-fxp_transpose
.align 2
.global generic_timing_shift_l_double
.type generic_timing_shift_l_double, %function
generic_timing_shift_l_double:
.LFB64:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 24]
str x0, [sp, 16]
str w1, [sp, 12]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 24]
lsl w2, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 28]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 3
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr x0, [sp, 16]
ldr d0, [x0]
str d0, [sp, 40]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 2
add w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str wzr, [sp, 36]
b .L402
.L403:
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 4
add w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 60]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 64]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 68]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 72]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 88]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 128]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldrsw x0, [sp, 36]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L402:
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 36]
cmp w1, w0
blt .L403
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr d0, [sp, 24]
str d0, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 2
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 60]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 64]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 72]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 68]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 28]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 116]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr d0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE64:
.size generic_timing_shift_l_double, .-generic_timing_shift_l_double
.align 2
.global generic_timing_shift_r_double
.type generic_timing_shift_r_double, %function
generic_timing_shift_r_double:
.LFB65:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 24]
str x0, [sp, 16]
str w1, [sp, 12]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 24]
lsl w2, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 28]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 3
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr d0, [x0]
str d0, [sp, 40]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 3
sub w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 64]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 60]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 68]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 72]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
add w0, w1, w0
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [sp, 12]
sub w0, w0, #1
str w0, [sp, 36]
b .L406
.L407:
ldrsw x0, [sp, 36]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 4
sub w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 60]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 64]
lsl w0, w0, 2
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 68]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 72]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
lsl w0, w0, 2
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 128]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L406:
ldr w0, [sp, 36]
cmp w0, 0
bgt .L407
ldr x0, [sp, 16]
ldr d0, [sp, 24]
str d0, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 1
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 116]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 28]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr d0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE65:
.size generic_timing_shift_r_double, .-generic_timing_shift_r_double
.align 2
.global shiftL
.type shiftL, %function
shiftL:
.LFB66:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str w2, [sp, 12]
ldr x0, [sp, 16]
ldr x0, [x0]
str x0, [sp, 40]
str wzr, [sp, 36]
b .L410
.L411:
ldrsw x0, [sp, 36]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L410:
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 36]
cmp w1, w0
blt .L411
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr x1, [sp, 24]
str x1, [x0]
ldr x0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE66:
.size shiftL, .-shiftL
.align 2
.global shiftR
.type shiftR, %function
shiftR:
.LFB67:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str x0, [sp, 24]
str x1, [sp, 16]
str w2, [sp, 12]
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldr w0, [sp, 12]
sub w0, w0, #1
str w0, [sp, 36]
b .L414
.L415:
ldrsw x0, [sp, 36]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L414:
ldr w0, [sp, 36]
cmp w0, 0
bgt .L415
ldr x0, [sp, 16]
ldr x1, [sp, 24]
str x1, [x0]
ldr x0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE67:
.size shiftR, .-shiftR
.align 2
.global shiftLfloat
.type shiftLfloat, %function
shiftLfloat:
.LFB68:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
str x0, [sp]
str w1, [sp, 8]
ldr x0, [sp]
ldr s0, [x0]
str s0, [sp, 28]
str wzr, [sp, 24]
b .L418
.L419:
ldrsw x0, [sp, 24]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp]
add x1, x1, x0
ldrsw x0, [sp, 24]
lsl x0, x0, 2
ldr x2, [sp]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L418:
ldr w0, [sp, 8]
sub w0, w0, #1
ldr w1, [sp, 24]
cmp w1, w0
blt .L419
ldrsw x0, [sp, 8]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp]
add x0, x1, x0
ldr s0, [sp, 12]
str s0, [x0]
ldr s0, [sp, 28]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE68:
.size shiftLfloat, .-shiftLfloat
.align 2
.global shiftRfloat
.type shiftRfloat, %function
shiftRfloat:
.LFB69:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
str x0, [sp]
str w1, [sp, 8]
ldrsw x0, [sp, 8]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp]
add x0, x1, x0
ldr s0, [x0]
str s0, [sp, 28]
ldr w0, [sp, 8]
sub w0, w0, #1
str w0, [sp, 24]
b .L422
.L423:
ldrsw x0, [sp, 24]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp]
add x1, x1, x0
ldrsw x0, [sp, 24]
lsl x0, x0, 2
ldr x2, [sp]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 24]
sub w0, w0, #1
str w0, [sp, 24]
.L422:
ldr w0, [sp, 24]
cmp w0, 0
bgt .L423
ldr x0, [sp]
ldr s0, [sp, 12]
str s0, [x0]
ldr s0, [sp, 28]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE69:
.size shiftRfloat, .-shiftRfloat
.align 2
.global shiftRDdouble
.type shiftRDdouble, %function
shiftRDdouble:
.LFB70:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 24]
str x0, [sp, 16]
str w1, [sp, 12]
ldr x0, [sp, 16]
ldr d0, [x0]
str d0, [sp, 40]
str wzr, [sp, 36]
b .L426
.L427:
ldrsw x0, [sp, 36]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L426:
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 36]
cmp w1, w0
blt .L427
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr d0, [sp, 24]
str d0, [x0]
ldr d0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE70:
.size shiftRDdouble, .-shiftRDdouble
.align 2
.global shiftRdouble
.type shiftRdouble, %function
shiftRdouble:
.LFB71:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 24]
str x0, [sp, 16]
str w1, [sp, 12]
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr d0, [x0]
str d0, [sp, 40]
ldr w0, [sp, 12]
sub w0, w0, #1
str w0, [sp, 36]
b .L430
.L431:
ldrsw x0, [sp, 36]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L430:
ldr w0, [sp, 36]
cmp w0, 0
bgt .L431
ldr x0, [sp, 16]
ldr d0, [sp, 24]
str d0, [x0]
ldr d0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE71:
.size shiftRdouble, .-shiftRdouble
.align 2
.global shiftLDouble
.type shiftLDouble, %function
shiftLDouble:
.LFB72:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str d0, [sp, 24]
str x0, [sp, 16]
str w1, [sp, 12]
ldr x0, [sp, 16]
ldr d0, [x0]
str d0, [sp, 40]
str wzr, [sp, 36]
b .L434
.L435:
ldrsw x0, [sp, 36]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x2, [sp, 16]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L434:
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 36]
cmp w1, w0
blt .L435
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 16]
add x0, x1, x0
ldr d0, [sp, 24]
str d0, [x0]
ldr d0, [sp, 40]
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE72:
.size shiftLDouble, .-shiftLDouble
.align 2
.global shiftLboth
.type shiftLboth, %function
shiftLboth:
.LFB73:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str s0, [sp, 28]
str x0, [sp, 16]
str x1, [sp, 8]
str x2, [sp]
str w3, [sp, 24]
ldr x0, [sp]
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 16]
ldr s0, [x0]
str s0, [sp, 36]
str wzr, [sp, 32]
b .L438
.L439:
ldrsw x0, [sp, 32]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp]
add x1, x1, x0
ldrsw x0, [sp, 32]
lsl x0, x0, 3
ldr x2, [sp]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldrsw x0, [sp, 32]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 32]
lsl x0, x0, 2
ldr x2, [sp, 16]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L438:
ldr w0, [sp, 24]
sub w0, w0, #1
ldr w1, [sp, 32]
cmp w1, w0
blt .L439
ldrsw x0, [sp, 24]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp]
add x0, x1, x0
ldr x1, [sp, 8]
str x1, [x0]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 16]
add x0, x1, x0
ldr s0, [sp, 28]
str s0, [x0]
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE73:
.size shiftLboth, .-shiftLboth
.align 2
.global shiftRboth
.type shiftRboth, %function
shiftRboth:
.LFB74:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
str s0, [sp, 28]
str x0, [sp, 16]
str x1, [sp, 8]
str x2, [sp]
str w3, [sp, 24]
ldrsw x0, [sp, 24]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 40]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 16]
add x0, x1, x0
ldr s0, [x0]
str s0, [sp, 36]
ldr w0, [sp, 24]
sub w0, w0, #1
str w0, [sp, 32]
b .L441
.L442:
ldrsw x0, [sp, 32]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp]
add x1, x1, x0
ldrsw x0, [sp, 32]
lsl x0, x0, 3
ldr x2, [sp]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldrsw x0, [sp, 32]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 16]
add x1, x1, x0
ldrsw x0, [sp, 32]
lsl x0, x0, 2
ldr x2, [sp, 16]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 32]
sub w0, w0, #1
str w0, [sp, 32]
.L441:
ldr w0, [sp, 32]
cmp w0, 0
bgt .L442
ldr x0, [sp]
ldr x1, [sp, 8]
str x1, [x0]
ldr x0, [sp, 16]
ldr s0, [sp, 28]
str s0, [x0]
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE74:
.size shiftRboth, .-shiftRboth
.align 2
.global order
.type order, %function
order:
.LFB75:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
str w1, [sp, 8]
ldr w1, [sp, 12]
ldr w0, [sp, 8]
cmp w1, w0
ble .L444
ldr w0, [sp, 12]
sub w0, w0, #1
b .L446
.L444:
ldr w0, [sp, 8]
sub w0, w0, #1
.L446:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE75:
.size order, .-order
.align 2
.global fxp_check_limit_cycle
.type fxp_check_limit_cycle, %function
fxp_check_limit_cycle:
.LFB76:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 56]
str wzr, [sp, 36]
mov w0, 1
str w0, [sp, 40]
ldr w0, [sp, 20]
sub w0, w0, #2
str w0, [sp, 36]
b .L448
.L452:
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
ldr x1, [sp, 56]
cmp x1, x0
beq .L459
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L448:
ldr w0, [sp, 36]
cmp w0, 0
bge .L452
b .L451
.L459:
nop
.L451:
ldr w1, [sp, 40]
ldr w0, [sp, 20]
cmp w1, w0
beq .L453
ldr w0, [sp, 40]
cmp w0, 1
beq .L453
mov w0, 1
b .L454
.L453:
mov w0, 0
.L454:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w1, [sp, 40]
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl printf
ldr w0, [sp, 40]
lsl w0, w0, 1
str w0, [sp, 48]
str wzr, [sp, 44]
ldr w0, [sp, 20]
sub w0, w0, #1
str w0, [sp, 36]
b .L455
.L458:
ldr w1, [sp, 20]
ldr w0, [sp, 40]
sub w0, w1, w0
ldr w1, [sp, 36]
cmp w1, w0
blt .L456
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x3, [x0]
ldr w1, [sp, 36]
ldr w0, [sp, 40]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x0, [x0]
mov x2, x0
mov x1, x3
adrp x0, .LC15
add x0, x0, :lo12:.LC15
bl printf
ldr w1, [sp, 36]
ldr w0, [sp, 40]
sub w0, w1, w0
str w0, [sp, 52]
ldr w0, [sp, 52]
cmp w0, 0
ble .L457
ldrsw x0, [sp, 36]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldr w2, [sp, 36]
ldr w0, [sp, 40]
sub w0, w2, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bne .L457
ldr w0, [sp, 44]
add w0, w0, 2
str w0, [sp, 44]
.L456:
ldr w0, [sp, 36]
sub w0, w0, #1
str w0, [sp, 36]
.L455:
ldr w0, [sp, 36]
cmp w0, 0
bge .L458
.L457:
ldr w0, [sp, 44]
cmp w0, 0
cset w0, gt
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w1, [sp, 48]
adrp x0, .LC16
add x0, x0, :lo12:.LC16
bl printf
ldr w1, [sp, 44]
adrp x0, .LC17
add x0, x0, :lo12:.LC17
bl printf
ldr w1, [sp, 44]
ldr w0, [sp, 48]
cmp w1, w0
cset w0, eq
and w0, w0, 255
bl __DSVERIFIER_assume
mov w0, 0
bl __DSVERIFIER_assert
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE76:
.size fxp_check_limit_cycle, .-fxp_check_limit_cycle
.align 2
.global fxp_check_persistent_limit_cycle
.type fxp_check_persistent_limit_cycle, %function
fxp_check_persistent_limit_cycle:
.LFB77:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -160
.cfi_offset 20, -152
.cfi_offset 21, -144
.cfi_offset 22, -136
.cfi_offset 23, -128
.cfi_offset 24, -120
.cfi_offset 25, -112
.cfi_offset 26, -104
.cfi_offset 27, -96
str x0, [x29, 104]
str w1, [x29, 100]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 168]
mov x1, 0
mov x0, sp
mov x19, x0
str wzr, [x29, 128]
str wzr, [x29, 132]
str wzr, [x29, 136]
ldr x0, [x29, 104]
ldr x0, [x0]
str x0, [x29, 144]
str wzr, [x29, 128]
b .L461
.L466:
ldrsw x0, [x29, 128]
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr x0, [x0]
ldr x1, [x29, 144]
cmp x1, x0
beq .L462
ldr w0, [x29, 136]
add w0, w0, 1
str w0, [x29, 136]
b .L463
.L462:
ldr w0, [x29, 136]
cmp w0, 0
bne .L482
ldr w0, [x29, 132]
add w0, w0, 1
str w0, [x29, 132]
.L463:
ldr w0, [x29, 128]
add w0, w0, 1
str w0, [x29, 128]
.L461:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L466
b .L465
.L482:
nop
.L465:
ldr w1, [x29, 136]
ldr w0, [x29, 132]
add w0, w1, w0
str w0, [x29, 136]
ldr w0, [x29, 136]
cmp w0, 1
ble .L467
ldr w0, [x29, 100]
lsr w1, w0, 31
add w0, w1, w0
asr w0, w0, 1
mov w1, w0
ldr w0, [x29, 136]
cmp w0, w1
bgt .L467
mov w0, 1
b .L468
.L467:
mov w0, 0
.L468:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w0, [x29, 136]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 152]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 58
lsl x23, x27, 6
orr x23, x1, x23
lsl x22, x26, 6
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x21, x25, 6
orr x21, x1, x21
lsl x20, x24, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L469:
cmp sp, x1
beq .L470
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L469
.L470:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L471
str xzr, [sp, 1024]
.L471:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 160]
str wzr, [x29, 128]
b .L472
.L474:
ldr w1, [x29, 128]
ldr w0, [x29, 136]
cmp w1, w0
bge .L473
ldrsw x0, [x29, 128]
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr x2, [x0]
ldr x0, [x29, 160]
ldrsw x1, [x29, 128]
str x2, [x0, x1, lsl 3]
.L473:
ldr w0, [x29, 128]
add w0, w0, 1
str w0, [x29, 128]
.L472:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L474
str wzr, [x29, 128]
str wzr, [x29, 140]
strb wzr, [x29, 127]
b .L475
.L479:
ldr w0, [x29, 128]
add w1, w0, 1
str w1, [x29, 128]
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 104]
add x0, x1, x0
ldr x1, [x0]
ldr w0, [x29, 140]
add w2, w0, 1
str w2, [x29, 140]
ldr x2, [x29, 160]
sxtw x0, w0
ldr x0, [x2, x0, lsl 3]
cmp x1, x0
bne .L476
mov w0, 1
strb w0, [x29, 127]
ldr w1, [x29, 140]
ldr w0, [x29, 136]
cmp w1, w0
bne .L475
b .L481
.L476:
strb wzr, [x29, 127]
b .L478
.L481:
str wzr, [x29, 140]
.L475:
ldr w1, [x29, 128]
ldr w0, [x29, 100]
cmp w1, w0
blt .L479
.L478:
ldrb w0, [x29, 127]
cmp w0, 0
cset w0, ne
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
mov sp, x19
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 168]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L480
bl __stack_chk_fail
.L480:
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE77:
.size fxp_check_persistent_limit_cycle, .-fxp_check_persistent_limit_cycle
.align 2
.global fxp_check_oscillations
.type fxp_check_oscillations, %function
fxp_check_oscillations:
.LFB78:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr x0, [sp, 24]
ldr x1, [x0]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
beq .L484
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #16
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
beq .L484
mov w0, 1
b .L485
.L484:
mov w0, 0
.L485:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [sp, 40]
str wzr, [sp, 44]
mov w0, 2
str w0, [sp, 48]
b .L486
.L493:
ldr w0, [sp, 48]
str w0, [sp, 56]
str wzr, [sp, 52]
b .L487
.L492:
ldr w1, [sp, 40]
ldr w0, [sp, 56]
cmp w1, w0
ble .L488
str wzr, [sp, 40]
str wzr, [sp, 44]
.L488:
ldr w1, [sp, 52]
ldr w0, [sp, 56]
add w0, w1, w0
str w0, [sp, 60]
ldr w1, [sp, 60]
ldr w0, [sp, 20]
cmp w1, w0
bge .L494
ldrsw x0, [sp, 52]
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x1, [x0]
ldrsw x0, [sp, 60]
lsl x0, x0, 3
ldr x2, [sp, 24]
add x0, x2, x0
ldr x0, [x0]
cmp x1, x0
bne .L490
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
cmp w1, w0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assert
.L490:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L487:
ldr w1, [sp, 52]
ldr w0, [sp, 20]
cmp w1, w0
blt .L492
b .L491
.L494:
nop
.L491:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L486:
ldr w1, [sp, 48]
ldr w0, [sp, 20]
cmp w1, w0
blt .L493
nop
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE78:
.size fxp_check_oscillations, .-fxp_check_oscillations
.align 2
.global fxp_ln
.type fxp_ln, %function
fxp_ln:
.LFB79:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
mov w0, 26031
movk w0, 0xa, lsl 16
str w0, [sp, 24]
ldr w1, [sp, 12]
mov w0, 32767
cmp w1, w0
bgt .L496
ldr w0, [sp, 12]
lsl w0, w0, 16
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, 59615
movk w0, 0xfff4, lsl 16
add w0, w1, w0
str w0, [sp, 24]
.L496:
ldr w1, [sp, 12]
mov w0, 8388607
cmp w1, w0
bgt .L497
ldr w0, [sp, 12]
lsl w0, w0, 8
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, 29807
movk w0, 0xfffa, lsl 16
add w0, w1, w0
str w0, [sp, 24]
.L497:
ldr w1, [sp, 12]
mov w0, 134217727
cmp w1, w0
bgt .L498
ldr w0, [sp, 12]
lsl w0, w0, 4
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, 14904
movk w0, 0xfffd, lsl 16
add w0, w1, w0
str w0, [sp, 24]
.L498:
ldr w1, [sp, 12]
mov w0, 536870911
cmp w1, w0
bgt .L499
ldr w0, [sp, 12]
lsl w0, w0, 2
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, 40220
movk w0, 0xfffe, lsl 16
add w0, w1, w0
str w0, [sp, 24]
.L499:
ldr w1, [sp, 12]
mov w0, 1073741823
cmp w1, w0
bgt .L500
ldr w0, [sp, 12]
lsl w0, w0, 1
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, -45426
add w0, w1, w0
str w0, [sp, 24]
.L500:
ldr w0, [sp, 12]
asr w0, w0, 1
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L501
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, -26573
add w0, w1, w0
str w0, [sp, 24]
.L501:
ldr w0, [sp, 12]
asr w0, w0, 2
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L502
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, -14624
add w0, w1, w0
str w0, [sp, 24]
.L502:
ldr w0, [sp, 12]
asr w0, w0, 3
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L503
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w1, [sp, 24]
mov w0, -7719
add w0, w1, w0
str w0, [sp, 24]
.L503:
ldr w0, [sp, 12]
asr w0, w0, 4
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L504
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w0, [sp, 24]
sub w0, w0, #3973
str w0, [sp, 24]
.L504:
ldr w0, [sp, 12]
asr w0, w0, 5
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L505
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w0, [sp, 24]
sub w0, w0, #2017
str w0, [sp, 24]
.L505:
ldr w0, [sp, 12]
asr w0, w0, 6
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L506
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w0, [sp, 24]
sub w0, w0, #1016
str w0, [sp, 24]
.L506:
ldr w0, [sp, 12]
asr w0, w0, 7
ldr w1, [sp, 12]
add w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
cmp w0, 0
blt .L507
ldr w0, [sp, 28]
str w0, [sp, 12]
ldr w0, [sp, 24]
sub w0, w0, #510
str w0, [sp, 24]
.L507:
ldr w0, [sp, 12]
mov w1, -2147483648
sub w0, w1, w0
str w0, [sp, 12]
ldr w0, [sp, 12]
asr w0, w0, 15
ldr w1, [sp, 24]
sub w0, w1, w0
str w0, [sp, 24]
ldr w0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE79:
.size fxp_ln, .-fxp_ln
.align 2
.global fxp_log10_low
.type fxp_log10_low, %function
fxp_log10_low:
.LFB80:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str d0, [sp, 24]
ldr d0, [sp, 24]
mov x0, 4679240012837945344
fmov d1, x0
fmul d1, d0, d1
fmov d0, 5.0e-1
fadd d0, d1, d0
fcvtzs w0, d0
str w0, [sp, 36]
ldr w0, [sp, 36]
bl fxp_ln
str w0, [sp, 40]
mov w0, 655360
bl fxp_ln
str w0, [sp, 44]
ldr w0, [sp, 40]
scvtf d1, w0
ldr w0, [sp, 44]
scvtf d0, w0
fdiv d0, d1, d0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE80:
.size fxp_log10_low, .-fxp_log10_low
.align 2
.global fxp_log10
.type fxp_log10, %function
fxp_log10:
.LFB81:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str d0, [sp, 24]
ldr d0, [sp, 24]
mov x0, 281200098803712
movk x0, 0x40df, lsl 48
fmov d1, x0
fcmpe d0, d1
bgt .L517
b .L519
.L517:
ldr d0, [sp, 24]
adrp x0, .LC22
ldr d1, [x0, #:lo12:.LC22]
fcmpe d0, d1
bgt .L518
b .L520
.L518:
adrp x0, .LC22
ldr d1, [x0, #:lo12:.LC22]
ldr d0, [sp, 24]
fdiv d0, d0, d1
str d0, [sp, 24]
ldr d0, [sp, 24]
bl fxp_log10_low
adrp x0, .LC23
ldr d1, [x0, #:lo12:.LC23]
fadd d0, d0, d1
b .L516
.L520:
mov x0, 281200098803712
movk x0, 0x40df, lsl 48
fmov d1, x0
ldr d0, [sp, 24]
fdiv d0, d0, d1
str d0, [sp, 24]
ldr d0, [sp, 24]
bl fxp_log10_low
adrp x0, .LC24
ldr d1, [x0, #:lo12:.LC24]
fadd d0, d0, d1
b .L516
.L519:
ldr d0, [sp, 24]
bl fxp_log10_low
.L516:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE81:
.size fxp_log10, .-fxp_log10
.section .rodata
.align 3
.LC25:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/core/functions.h"
.align 3
.LC26:
.string "sv >= nv"
.text
.align 2
.global snrVariance
.type snrVariance, %function
snrVariance:
.LFB82:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
str xzr, [sp, 56]
str xzr, [sp, 64]
str xzr, [sp, 72]
str xzr, [sp, 80]
str wzr, [sp, 52]
b .L522
.L523:
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [x0]
fcvt d0, s0
ldr d1, [sp, 56]
fadd d0, d1, d0
str d0, [sp, 56]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fcvt d0, s0
ldr d1, [sp, 64]
fadd d0, d1, d0
str d0, [sp, 64]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L522:
ldr w1, [sp, 52]
ldr w0, [sp, 28]
cmp w1, w0
blt .L523
ldr w0, [sp, 28]
scvtf d0, w0
ldr d1, [sp, 56]
fdiv d0, d1, d0
str d0, [sp, 56]
ldr w0, [sp, 28]
scvtf d0, w0
ldr d1, [sp, 64]
fdiv d0, d1, d0
str d0, [sp, 64]
str wzr, [sp, 52]
b .L524
.L525:
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [x0]
fcvt d1, s0
ldr d0, [sp, 56]
fsub d1, d1, d0
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [x0]
fcvt d2, s0
ldr d0, [sp, 56]
fsub d0, d2, d0
fmul d0, d1, d0
ldr d1, [sp, 72]
fadd d0, d1, d0
str d0, [sp, 72]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fcvt d1, s0
ldr d0, [sp, 64]
fsub d1, d1, d0
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fcvt d2, s0
ldr d0, [sp, 64]
fsub d0, d2, d0
fmul d0, d1, d0
ldr d1, [sp, 80]
fadd d0, d1, d0
str d0, [sp, 80]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L524:
ldr w1, [sp, 52]
ldr w0, [sp, 28]
cmp w1, w0
blt .L525
ldr d0, [sp, 80]
fcmp d0, #0.0
beq .L526
ldr d1, [sp, 72]
ldr d0, [sp, 80]
fcmpe d1, d0
bge .L527
adrp x0, __PRETTY_FUNCTION__.18
add x3, x0, :lo12:__PRETTY_FUNCTION__.18
mov w2, 373
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC26
add x0, x0, :lo12:.LC26
bl __assert_fail
.L527:
ldr d0, [sp, 80]
ldr d1, [sp, 72]
fdiv d0, d1, d0
str d0, [sp, 88]
ldr d0, [sp, 88]
fcvt s0, d0
b .L528
.L526:
mov w0, 16282
movk w0, 0x461c, lsl 16
fmov s0, w0
.L528:
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE82:
.size snrVariance, .-snrVariance
.align 2
.global snrPower
.type snrPower, %function
snrPower:
.LFB83:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
str xzr, [sp, 56]
str xzr, [sp, 64]
str wzr, [sp, 52]
b .L530
.L531:
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
fcvt d0, s0
ldr d1, [sp, 56]
fadd d0, d1, d0
str d0, [sp, 56]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
fcvt d0, s0
ldr d1, [sp, 64]
fadd d0, d1, d0
str d0, [sp, 64]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L530:
ldr w1, [sp, 52]
ldr w0, [sp, 28]
cmp w1, w0
blt .L531
ldr d0, [sp, 64]
fcmp d0, #0.0
beq .L532
ldr d1, [sp, 56]
ldr d0, [sp, 64]
fcmpe d1, d0
bge .L533
adrp x0, __PRETTY_FUNCTION__.17
add x3, x0, :lo12:__PRETTY_FUNCTION__.17
mov w2, 394
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC26
add x0, x0, :lo12:.LC26
bl __assert_fail
.L533:
ldr d0, [sp, 64]
ldr d1, [sp, 56]
fdiv d0, d1, d0
str d0, [sp, 72]
ldr d0, [sp, 72]
fcvt s0, d0
b .L534
.L532:
mov w0, 16282
movk w0, 0x461c, lsl 16
fmov s0, w0
.L534:
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE83:
.size snrPower, .-snrPower
.section .rodata
.align 3
.LC27:
.string "power >= 1.0f"
.text
.align 2
.global snrPoint
.type snrPoint, %function
snrPoint:
.LFB84:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str w2, [sp, 28]
str xzr, [sp, 64]
str xzr, [sp, 72]
str wzr, [sp, 60]
b .L536
.L542:
ldrsw x0, [sp, 60]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fcmp s0, #0.0
beq .L544
ldrsw x0, [sp, 60]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 60]
lsl x0, x0, 2
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [x0]
fdiv s0, s1, s0
fcvt d0, s0
str d0, [sp, 64]
ldr d0, [sp, 64]
mov x0, 211106232532992
movk x0, 0x4062, lsl 48
fmov d1, x0
fcmpe d0, d1
bgt .L545
ldr d0, [sp, 64]
mov x0, 211106232532992
movk x0, 0xc062, lsl 48
fmov d1, x0
fcmpe d0, d1
bmi .L545
ldr d0, [sp, 64]
fmul d0, d0, d0
str d0, [sp, 72]
ldr d1, [sp, 72]
fmov d0, 1.0e+0
fcmpe d1, d0
bge .L538
adrp x0, __PRETTY_FUNCTION__.16
add x3, x0, :lo12:__PRETTY_FUNCTION__.16
mov w2, 412
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC27
add x0, x0, :lo12:.LC27
bl __assert_fail
.L544:
nop
b .L538
.L545:
nop
.L538:
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L536:
ldr w1, [sp, 60]
ldr w0, [sp, 28]
cmp w1, w0
blt .L542
mov w0, 16282
movk w0, 0x461c, lsl 16
fmov s0, w0
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE84:
.size snrPoint, .-snrPoint
.global next
.data
.align 3
.type next, %object
.size next, 8
next:
.xword 1
.text
.align 2
.global rand
.type rand, %function
rand:
.LFB85:
.cfi_startproc
adrp x0, next
add x0, x0, :lo12:next
ldr x1, [x0]
mov x0, 20077
movk x0, 0x41c6, lsl 16
mul x1, x1, x0
mov x0, 12345
add x1, x1, x0
adrp x0, next
add x0, x0, :lo12:next
str x1, [x0]
adrp x0, next
add x0, x0, :lo12:next
ldr x0, [x0]
lsr x0, x0, 16
and w0, w0, 32767
ret
.cfi_endproc
.LFE85:
.size rand, .-rand
.align 2
.global srand
.type srand, %function
srand:
.LFB86:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w1, [sp, 12]
adrp x0, next
add x0, x0, :lo12:next
str x1, [x0]
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE86:
.size srand, .-srand
.section .rodata
.align 3
.LC28:
.string "(double)timer1*CYCLE <= (double)DEADLINE"
.text
.align 2
.global iirIIOutTime
.type iirIIOutTime, %function
iirIIOutTime:
.LFB87:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str s0, [sp, 52]
str x1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 48]
str w4, [sp, 28]
str wzr, [sp, 72]
str wzr, [sp, 76]
ldr x0, [sp, 40]
add x0, x0, 4
str x0, [sp, 88]
ldr x0, [sp, 32]
str x0, [sp, 96]
ldr x0, [sp, 56]
add x0, x0, 4
str x0, [sp, 104]
ldr w0, [sp, 72]
add w0, w0, 71
str w0, [sp, 72]
mov w0, 1
str w0, [sp, 84]
b .L550
.L551:
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s1, [x0]
ldr x0, [sp, 104]
add x1, x0, 4
str x1, [sp, 104]
ldr s0, [x0]
fmul s0, s1, s0
ldr x0, [sp, 56]
ldr s1, [x0]
fsub s0, s1, s0
ldr x0, [sp, 56]
str s0, [x0]
ldr w0, [sp, 72]
add w0, w0, 54
str w0, [sp, 72]
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L550:
ldr w1, [sp, 84]
ldr w0, [sp, 48]
cmp w1, w0
blt .L551
ldr x0, [sp, 56]
ldr s1, [x0]
ldr s0, [sp, 52]
fadd s0, s1, s0
ldr x0, [sp, 56]
str s0, [x0]
ldr x0, [sp, 56]
str x0, [sp, 104]
str wzr, [sp, 80]
b .L552
.L553:
ldr x0, [sp, 96]
add x1, x0, 4
str x1, [sp, 96]
ldr s1, [x0]
ldr x0, [sp, 104]
add x1, x0, 4
str x1, [sp, 104]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 76]
fadd s0, s1, s0
str s0, [sp, 76]
ldr w0, [sp, 72]
add w0, w0, 46
str w0, [sp, 72]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L552:
ldr w1, [sp, 80]
ldr w0, [sp, 28]
cmp w1, w0
blt .L553
ldr w0, [sp, 72]
add w0, w0, 38
str w0, [sp, 72]
ldr w0, [sp, 72]
scvtf d0, w0
mov x0, 145685290680320
movk x0, 0x416e, lsl 48
fmov d1, x0
fdiv d0, d0, d1
adrp x0, .LC29
ldr d1, [x0, #:lo12:.LC29]
fcmpe d0, d1
bls .L554
adrp x0, __PRETTY_FUNCTION__.15
add x3, x0, :lo12:__PRETTY_FUNCTION__.15
mov w2, 450
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC28
add x0, x0, :lo12:.LC28
bl __assert_fail
.L554:
ldr s0, [sp, 76]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE87:
.size iirIIOutTime, .-iirIIOutTime
.align 2
.global iirIItOutTime
.type iirIItOutTime, %function
iirIItOutTime:
.LFB88:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 56]
str s0, [sp, 52]
str x1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 48]
str w4, [sp, 28]
str wzr, [sp, 64]
str wzr, [sp, 72]
ldr x0, [sp, 40]
add x0, x0, 4
str x0, [sp, 80]
ldr x0, [sp, 32]
str x0, [sp, 88]
ldr w0, [sp, 48]
ldr w2, [sp, 28]
ldr w1, [sp, 28]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 76]
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s1, [x0]
ldr s0, [sp, 52]
fmul s1, s1, s0
ldr x0, [sp, 56]
ldr s0, [x0]
fadd s0, s1, s0
str s0, [sp, 72]
ldr w0, [sp, 64]
add w0, w0, 105
str w0, [sp, 64]
str wzr, [sp, 68]
b .L557
.L560:
ldrsw x0, [sp, 68]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 56]
add x1, x1, x0
ldrsw x0, [sp, 68]
lsl x0, x0, 2
ldr x2, [sp, 56]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 48]
sub w0, w0, #1
ldr w1, [sp, 68]
cmp w1, w0
bge .L558
ldr x0, [sp, 80]
add x1, x0, 4
str x1, [sp, 80]
ldr s1, [x0]
ldr s0, [sp, 72]
fmul s0, s1, s0
ldrsw x0, [sp, 68]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 68]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x0, x1, x0
fsub s0, s1, s0
str s0, [x0]
ldr w0, [sp, 64]
add w0, w0, 41
str w0, [sp, 64]
.L558:
ldr w0, [sp, 28]
sub w0, w0, #1
ldr w1, [sp, 68]
cmp w1, w0
bge .L559
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s1, [x0]
ldr s0, [sp, 52]
fmul s1, s1, s0
ldrsw x0, [sp, 68]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x0, x1, x0
ldr s0, [x0]
ldrsw x0, [sp, 68]
lsl x0, x0, 2
ldr x1, [sp, 56]
add x0, x1, x0
fadd s0, s1, s0
str s0, [x0]
ldr w0, [sp, 64]
add w0, w0, 38
str w0, [sp, 64]
.L559:
ldr w0, [sp, 64]
add w0, w0, 54
str w0, [sp, 64]
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L557:
ldr w0, [sp, 76]
sub w0, w0, #1
ldr w1, [sp, 68]
cmp w1, w0
blt .L560
ldr w0, [sp, 64]
add w0, w0, 7
str w0, [sp, 64]
ldr w0, [sp, 64]
scvtf d0, w0
mov x0, 145685290680320
movk x0, 0x416e, lsl 48
fmov d1, x0
fdiv d0, d0, d1
adrp x0, .LC29
ldr d1, [x0, #:lo12:.LC29]
fcmpe d0, d1
bls .L561
adrp x0, __PRETTY_FUNCTION__.14
add x3, x0, :lo12:__PRETTY_FUNCTION__.14
mov w2, 477
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC28
add x0, x0, :lo12:.LC28
bl __assert_fail
.L561:
ldr s0, [sp, 72]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE88:
.size iirIItOutTime, .-iirIItOutTime
.align 2
.global iirIItOutTime_double
.type iirIItOutTime_double, %function
iirIItOutTime_double:
.LFB89:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str d0, [sp, 48]
str x1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 28]
str w4, [sp, 24]
str wzr, [sp, 76]
str xzr, [sp, 104]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 88]
ldr x0, [sp, 32]
str x0, [sp, 96]
ldr w0, [sp, 28]
ldr w2, [sp, 24]
ldr w1, [sp, 24]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 84]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d1, [x0]
ldr d0, [sp, 48]
fmul d1, d1, d0
ldr x0, [sp, 56]
ldr d0, [x0]
fadd d0, d1, d0
str d0, [sp, 104]
ldr w0, [sp, 76]
add w0, w0, 105
str w0, [sp, 76]
str wzr, [sp, 80]
b .L564
.L567:
ldrsw x0, [sp, 80]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 56]
add x1, x1, x0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x2, [sp, 56]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 28]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L565
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr d1, [x0]
ldr d0, [sp, 104]
fmul d0, d1, d0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
fsub d0, d1, d0
str d0, [x0]
ldr w0, [sp, 76]
add w0, w0, 41
str w0, [sp, 76]
.L565:
ldr w0, [sp, 24]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L566
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d1, [x0]
ldr d0, [sp, 48]
fmul d1, d1, d0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
ldr w0, [sp, 76]
add w0, w0, 38
str w0, [sp, 76]
.L566:
ldr w0, [sp, 76]
add w0, w0, 54
str w0, [sp, 76]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L564:
ldr w0, [sp, 84]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
blt .L567
ldr w0, [sp, 76]
add w0, w0, 7
str w0, [sp, 76]
ldr w0, [sp, 76]
scvtf d0, w0
mov x0, 145685290680320
movk x0, 0x416e, lsl 48
fmov d1, x0
fdiv d0, d0, d1
adrp x0, .LC29
ldr d1, [x0, #:lo12:.LC29]
fcmpe d0, d1
bls .L568
adrp x0, __PRETTY_FUNCTION__.13
add x3, x0, :lo12:__PRETTY_FUNCTION__.13
mov w2, 504
adrp x0, .LC25
add x1, x0, :lo12:.LC25
adrp x0, .LC28
add x0, x0, :lo12:.LC28
bl __assert_fail
.L568:
ldr d0, [sp, 104]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE89:
.size iirIItOutTime_double, .-iirIItOutTime_double
.align 2
.global iirOutBoth
.type iirOutBoth, %function
iirOutBoth:
.LFB90:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
str x0, [sp, 72]
str x1, [sp, 64]
str x2, [sp, 56]
str x3, [sp, 48]
str x4, [sp, 40]
str x5, [sp, 32]
str x6, [sp, 24]
str x7, [sp, 16]
str xzr, [sp, 168]
str wzr, [sp, 92]
ldr x0, [sp, 16]
add x0, x0, 8
str x0, [sp, 104]
ldrsw x0, [sp, 192]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 112]
ldr x0, [sp, 176]
str x0, [sp, 120]
ldrsw x0, [sp, 200]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 128]
ldr x0, [sp, 56]
add x0, x0, 4
str x0, [sp, 136]
ldrsw x0, [sp, 192]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 72]
add x0, x1, x0
str x0, [sp, 144]
ldr x0, [sp, 48]
str x0, [sp, 152]
ldrsw x0, [sp, 200]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 64]
add x0, x1, x0
str x0, [sp, 160]
str wzr, [sp, 96]
b .L571
.L572:
ldr x0, [sp, 120]
add x1, x0, 8
str x1, [sp, 120]
ldr x2, [x0]
ldr x0, [sp, 128]
sub x1, x0, #8
str x1, [sp, 128]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 168]
bl fxp_add
str x0, [sp, 168]
ldr x0, [sp, 152]
add x1, x0, 4
str x1, [sp, 152]
ldr s1, [x0]
ldr x0, [sp, 160]
sub x1, x0, #4
str x1, [sp, 160]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 92]
fadd s0, s1, s0
str s0, [sp, 92]
ldr w0, [sp, 96]
add w0, w0, 1
str w0, [sp, 96]
.L571:
ldr w1, [sp, 96]
ldr w0, [sp, 200]
cmp w1, w0
blt .L572
mov w0, 1
str w0, [sp, 100]
b .L573
.L574:
ldr x0, [sp, 104]
add x1, x0, 8
str x1, [sp, 104]
ldr x2, [x0]
ldr x0, [sp, 112]
sub x1, x0, #8
str x1, [sp, 112]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 168]
bl fxp_sub
str x0, [sp, 168]
ldr x0, [sp, 136]
add x1, x0, 4
str x1, [sp, 136]
ldr s1, [x0]
ldr x0, [sp, 144]
sub x1, x0, #4
str x1, [sp, 144]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 92]
fsub s0, s1, s0
str s0, [sp, 92]
ldr w0, [sp, 100]
add w0, w0, 1
str w0, [sp, 100]
.L573:
ldr w1, [sp, 100]
ldr w0, [sp, 192]
cmp w1, w0
blt .L574
ldr x0, [sp, 184]
ldr x1, [sp, 168]
str x1, [x0]
ldr x0, [sp, 40]
ldr s0, [sp, 92]
str s0, [x0]
nop
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE90:
.size iirOutBoth, .-iirOutBoth
.align 2
.global iirOutFixedL
.type iirOutFixedL, %function
iirOutFixedL:
.LFB91:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 40]
str x3, [sp, 32]
str x4, [sp, 24]
str w5, [sp, 20]
str w6, [sp, 16]
str xzr, [sp, 104]
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 72]
ldr x0, [sp, 56]
add x0, x0, 8
str x0, [sp, 80]
ldrsw x0, [sp, 16]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 88]
ldr x0, [sp, 48]
str x0, [sp, 96]
str wzr, [sp, 64]
b .L576
.L577:
ldrsw x0, [sp, 64]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 48]
add x1, x1, x0
ldrsw x0, [sp, 64]
lsl x0, x0, 3
ldr x2, [sp, 48]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 88]
sub x1, x0, #8
str x1, [sp, 88]
ldr x2, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_add
str x0, [sp, 104]
ldr w0, [sp, 64]
add w0, w0, 1
str w0, [sp, 64]
.L576:
ldr w0, [sp, 16]
sub w0, w0, #1
ldr w1, [sp, 64]
cmp w1, w0
blt .L577
ldrsw x0, [sp, 16]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr x0, [sp, 88]
sub x1, x0, #8
str x1, [sp, 88]
ldr x2, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_add
str x0, [sp, 104]
mov w0, 1
str w0, [sp, 68]
b .L578
.L579:
ldr x0, [sp, 72]
sub x1, x0, #8
str x1, [sp, 72]
ldr x2, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_sub
str x0, [sp, 104]
ldrsw x0, [sp, 68]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 56]
add x1, x1, x0
ldrsw x0, [sp, 68]
lsl x0, x0, 3
ldr x2, [sp, 56]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L578:
ldr w0, [sp, 20]
sub w0, w0, #1
ldr w1, [sp, 68]
cmp w1, w0
blt .L579
ldr w0, [sp, 20]
cmp w0, 1
ble .L580
ldr x0, [sp, 72]
sub x1, x0, #8
str x1, [sp, 72]
ldr x2, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_sub
str x0, [sp, 104]
.L580:
ldrsw x0, [sp, 20]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 56]
add x0, x1, x0
ldr x1, [sp, 104]
str x1, [x0]
ldr x0, [sp, 104]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE91:
.size iirOutFixedL, .-iirOutFixedL
.align 2
.global iirOutFloatL
.type iirOutFloatL, %function
iirOutFloatL:
.LFB92:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str x1, [sp, 32]
str s0, [sp, 28]
str x2, [sp, 16]
str x3, [sp, 8]
str w4, [sp, 24]
str w5, [sp, 4]
str wzr, [sp, 52]
ldrsw x0, [sp, 24]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 16]
add x0, x1, x0
str x0, [sp, 64]
ldr x0, [sp, 40]
add x0, x0, 4
str x0, [sp, 72]
ldrsw x0, [sp, 4]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 8]
add x0, x1, x0
str x0, [sp, 80]
ldr x0, [sp, 32]
str x0, [sp, 88]
str wzr, [sp, 56]
b .L583
.L584:
ldrsw x0, [sp, 56]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 32]
add x1, x1, x0
ldrsw x0, [sp, 56]
lsl x0, x0, 2
ldr x2, [sp, 32]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr x0, [sp, 80]
sub x1, x0, #4
str x1, [sp, 80]
ldr s1, [x0]
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fadd s0, s1, s0
str s0, [sp, 52]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L583:
ldr w0, [sp, 4]
sub w0, w0, #1
ldr w1, [sp, 56]
cmp w1, w0
blt .L584
ldrsw x0, [sp, 4]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 32]
add x0, x1, x0
ldr s0, [sp, 28]
str s0, [x0]
ldr x0, [sp, 80]
sub x1, x0, #4
str x1, [sp, 80]
ldr s1, [x0]
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fadd s0, s1, s0
str s0, [sp, 52]
mov w0, 1
str w0, [sp, 60]
b .L585
.L586:
ldr x0, [sp, 64]
sub x1, x0, #4
str x1, [sp, 64]
ldr s1, [x0]
ldr x0, [sp, 72]
add x1, x0, 4
str x1, [sp, 72]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fsub s0, s1, s0
str s0, [sp, 52]
ldrsw x0, [sp, 60]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 60]
lsl x0, x0, 2
ldr x2, [sp, 40]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L585:
ldr w0, [sp, 24]
sub w0, w0, #1
ldr w1, [sp, 60]
cmp w1, w0
blt .L586
ldr w0, [sp, 24]
cmp w0, 1
ble .L587
ldr x0, [sp, 64]
sub x1, x0, #4
str x1, [sp, 64]
ldr s1, [x0]
ldr x0, [sp, 72]
add x1, x0, 4
str x1, [sp, 72]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fsub s0, s1, s0
str s0, [sp, 52]
.L587:
ldrsw x0, [sp, 24]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [sp, 52]
str s0, [x0]
ldr s0, [sp, 52]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE92:
.size iirOutFloatL, .-iirOutFloatL
.align 2
.global iirOutBothL
.type iirOutBothL, %function
iirOutBothL:
.LFB93:
.cfi_startproc
stp x29, x30, [sp, -192]!
.cfi_def_cfa_offset 192
.cfi_offset 29, -192
.cfi_offset 30, -184
mov x29, sp
str x0, [sp, 88]
str x1, [sp, 80]
str x2, [sp, 72]
str x3, [sp, 64]
str s0, [sp, 60]
str x4, [sp, 48]
str x5, [sp, 40]
str x6, [sp, 32]
str x7, [sp, 24]
str xzr, [sp, 152]
ldrsw x0, [sp, 200]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 120]
ldr x0, [sp, 48]
add x0, x0, 8
str x0, [sp, 128]
ldrsw x0, [sp, 208]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 136]
ldr x0, [sp, 40]
str x0, [sp, 144]
str wzr, [sp, 108]
ldrsw x0, [sp, 200]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 72]
add x0, x1, x0
str x0, [sp, 160]
ldr x0, [sp, 88]
add x0, x0, 4
str x0, [sp, 168]
ldrsw x0, [sp, 208]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 64]
add x0, x1, x0
str x0, [sp, 176]
ldr x0, [sp, 80]
str x0, [sp, 184]
str wzr, [sp, 112]
b .L590
.L591:
ldrsw x0, [sp, 112]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 112]
lsl x0, x0, 3
ldr x2, [sp, 40]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 136]
sub x1, x0, #8
str x1, [sp, 136]
ldr x2, [x0]
ldr x0, [sp, 144]
add x1, x0, 8
str x1, [sp, 144]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 152]
bl fxp_add
str x0, [sp, 152]
ldrsw x0, [sp, 112]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 80]
add x1, x1, x0
ldrsw x0, [sp, 112]
lsl x0, x0, 2
ldr x2, [sp, 80]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr x0, [sp, 176]
sub x1, x0, #4
str x1, [sp, 176]
ldr s1, [x0]
ldr x0, [sp, 184]
add x1, x0, 4
str x1, [sp, 184]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fadd s0, s1, s0
str s0, [sp, 108]
ldr w0, [sp, 112]
add w0, w0, 1
str w0, [sp, 112]
.L590:
ldr w0, [sp, 208]
sub w0, w0, #1
ldr w1, [sp, 112]
cmp w1, w0
blt .L591
ldrsw x0, [sp, 208]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x0, x1, x0
ldr x1, [sp, 192]
str x1, [x0]
ldr x0, [sp, 136]
sub x1, x0, #8
str x1, [sp, 136]
ldr x2, [x0]
ldr x0, [sp, 144]
add x1, x0, 8
str x1, [sp, 144]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 152]
bl fxp_add
str x0, [sp, 152]
ldrsw x0, [sp, 208]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 80]
add x0, x1, x0
ldr s0, [sp, 60]
str s0, [x0]
ldr x0, [sp, 176]
sub x1, x0, #4
str x1, [sp, 176]
ldr s1, [x0]
ldr x0, [sp, 184]
add x1, x0, 4
str x1, [sp, 184]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fadd s0, s1, s0
str s0, [sp, 108]
mov w0, 1
str w0, [sp, 116]
b .L592
.L593:
ldr x0, [sp, 120]
sub x1, x0, #8
str x1, [sp, 120]
ldr x2, [x0]
ldr x0, [sp, 128]
add x1, x0, 8
str x1, [sp, 128]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 152]
bl fxp_sub
str x0, [sp, 152]
ldrsw x0, [sp, 116]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 48]
add x1, x1, x0
ldrsw x0, [sp, 116]
lsl x0, x0, 3
ldr x2, [sp, 48]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr x0, [sp, 160]
sub x1, x0, #4
str x1, [sp, 160]
ldr s1, [x0]
ldr x0, [sp, 168]
add x1, x0, 4
str x1, [sp, 168]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fsub s0, s1, s0
str s0, [sp, 108]
ldrsw x0, [sp, 116]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 88]
add x1, x1, x0
ldrsw x0, [sp, 116]
lsl x0, x0, 2
ldr x2, [sp, 88]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 116]
add w0, w0, 1
str w0, [sp, 116]
.L592:
ldr w0, [sp, 200]
sub w0, w0, #1
ldr w1, [sp, 116]
cmp w1, w0
blt .L593
ldr w0, [sp, 200]
cmp w0, 1
ble .L594
ldr x0, [sp, 120]
sub x1, x0, #8
str x1, [sp, 120]
ldr x2, [x0]
ldr x0, [sp, 128]
add x1, x0, 8
str x1, [sp, 128]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 152]
bl fxp_sub
str x0, [sp, 152]
.L594:
ldrsw x0, [sp, 200]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
ldr x1, [sp, 152]
str x1, [x0]
ldr w0, [sp, 200]
cmp w0, 1
ble .L595
ldr x0, [sp, 160]
sub x1, x0, #4
str x1, [sp, 160]
ldr s1, [x0]
ldr x0, [sp, 168]
add x1, x0, 4
str x1, [sp, 168]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fsub s0, s1, s0
str s0, [sp, 108]
.L595:
ldrsw x0, [sp, 200]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 88]
add x0, x1, x0
ldr s0, [sp, 108]
str s0, [x0]
ldr x0, [sp, 152]
bl fxp_to_float
fmov s1, s0
ldr s0, [sp, 108]
fsub s0, s1, s0
ldp x29, x30, [sp], 192
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE93:
.size iirOutBothL, .-iirOutBothL
.align 2
.global iirOutBothL2
.type iirOutBothL2, %function
iirOutBothL2:
.LFB94:
.cfi_startproc
stp x29, x30, [sp, -192]!
.cfi_def_cfa_offset 192
.cfi_offset 29, -192
.cfi_offset 30, -184
mov x29, sp
str x0, [sp, 88]
str x1, [sp, 80]
str x2, [sp, 72]
str x3, [sp, 64]
str s0, [sp, 60]
str x4, [sp, 48]
str x5, [sp, 40]
str x6, [sp, 32]
str x7, [sp, 24]
str xzr, [sp, 120]
ldrsw x0, [sp, 200]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 128]
ldr x0, [sp, 48]
add x0, x0, 8
str x0, [sp, 136]
ldrsw x0, [sp, 208]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 144]
ldr x0, [sp, 40]
str x0, [sp, 152]
str wzr, [sp, 108]
ldrsw x0, [sp, 200]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 72]
add x0, x1, x0
str x0, [sp, 160]
ldr x0, [sp, 88]
add x0, x0, 4
str x0, [sp, 168]
ldrsw x0, [sp, 208]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 64]
add x0, x1, x0
str x0, [sp, 176]
ldr x0, [sp, 80]
str x0, [sp, 184]
str wzr, [sp, 112]
mov w0, 1
str w0, [sp, 116]
str wzr, [sp, 112]
b .L598
.L599:
ldrsw x0, [sp, 112]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 112]
lsl x0, x0, 3
ldr x2, [sp, 40]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w0, [sp, 208]
sub w1, w0, #1
ldr w0, [sp, 112]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 112]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 120]
bl fxp_add
str x0, [sp, 120]
ldrsw x0, [sp, 112]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 80]
add x1, x1, x0
ldrsw x0, [sp, 112]
lsl x0, x0, 2
ldr x2, [sp, 80]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 208]
sub w1, w0, #1
ldr w0, [sp, 112]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 2
ldr x1, [sp, 64]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 112]
lsl x0, x0, 2
ldr x1, [sp, 80]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fadd s0, s1, s0
str s0, [sp, 108]
ldr w0, [sp, 112]
add w0, w0, 1
str w0, [sp, 112]
.L598:
ldr w0, [sp, 208]
sub w0, w0, #1
ldr w1, [sp, 112]
cmp w1, w0
blt .L599
ldrsw x0, [sp, 208]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x0, x1, x0
ldr x1, [sp, 192]
str x1, [x0]
ldr w0, [sp, 208]
sub w1, w0, #1
ldr w0, [sp, 112]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 24]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 112]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 120]
bl fxp_add
str x0, [sp, 120]
ldrsw x0, [sp, 208]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 80]
add x0, x1, x0
ldr s0, [sp, 60]
str s0, [x0]
ldr w0, [sp, 208]
sub w1, w0, #1
ldr w0, [sp, 112]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 2
ldr x1, [sp, 64]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 112]
lsl x0, x0, 2
ldr x1, [sp, 80]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fadd s0, s1, s0
str s0, [sp, 108]
mov w0, 1
str w0, [sp, 116]
b .L600
.L601:
ldr w1, [sp, 200]
ldr w0, [sp, 116]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 32]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 116]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 120]
bl fxp_sub
str x0, [sp, 120]
ldrsw x0, [sp, 116]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 48]
add x1, x1, x0
ldrsw x0, [sp, 116]
lsl x0, x0, 3
ldr x2, [sp, 48]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w1, [sp, 200]
ldr w0, [sp, 116]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 2
ldr x1, [sp, 72]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 116]
lsl x0, x0, 2
ldr x1, [sp, 88]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fsub s0, s1, s0
str s0, [sp, 108]
ldrsw x0, [sp, 116]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 88]
add x1, x1, x0
ldrsw x0, [sp, 116]
lsl x0, x0, 2
ldr x2, [sp, 88]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 116]
add w0, w0, 1
str w0, [sp, 116]
.L600:
ldr w0, [sp, 200]
sub w0, w0, #1
ldr w1, [sp, 116]
cmp w1, w0
blt .L601
ldr w0, [sp, 200]
cmp w0, 1
ble .L602
ldr w1, [sp, 200]
ldr w0, [sp, 116]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 32]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [sp, 116]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 120]
bl fxp_sub
str x0, [sp, 120]
.L602:
ldrsw x0, [sp, 200]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
ldr x1, [sp, 120]
str x1, [x0]
ldr w0, [sp, 200]
cmp w0, 1
ble .L603
ldr w1, [sp, 200]
ldr w0, [sp, 116]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 2
ldr x1, [sp, 72]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 116]
lsl x0, x0, 2
ldr x1, [sp, 88]
add x0, x1, x0
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 108]
fsub s0, s1, s0
str s0, [sp, 108]
.L603:
ldrsw x0, [sp, 200]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 88]
add x0, x1, x0
ldr s0, [sp, 108]
str s0, [x0]
ldr x0, [sp, 120]
bl fxp_to_float
fmov s1, s0
ldr s0, [sp, 108]
fsub s0, s1, s0
ldp x29, x30, [sp], 192
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE94:
.size iirOutBothL2, .-iirOutBothL2
.section .rodata
.align 3
.LC30:
.string "An Overflow Occurred in the node a0"
.text
.align 2
.global fxp_direct_form_1
.type fxp_direct_form_1, %function
fxp_direct_form_1:
.LFB95:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 40]
str x3, [sp, 32]
str w4, [sp, 28]
str w5, [sp, 24]
str xzr, [sp, 104]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 72]
ldrsw x0, [sp, 28]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 56]
add x0, x1, x0
str x0, [sp, 80]
ldr x0, [sp, 32]
str x0, [sp, 88]
ldrsw x0, [sp, 24]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
str x0, [sp, 96]
str wzr, [sp, 64]
b .L606
.L607:
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr x2, [x0]
ldr x0, [sp, 96]
sub x1, x0, #8
str x1, [sp, 96]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_add
str x0, [sp, 104]
ldr w0, [sp, 64]
add w0, w0, 1
str w0, [sp, 64]
.L606:
ldr w1, [sp, 64]
ldr w0, [sp, 24]
cmp w1, w0
blt .L607
mov w0, 1
str w0, [sp, 68]
b .L608
.L609:
ldr x0, [sp, 72]
add x1, x0, 8
str x1, [sp, 72]
ldr x2, [x0]
ldr x0, [sp, 80]
sub x1, x0, #8
str x1, [sp, 80]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 104]
bl fxp_sub
str x0, [sp, 104]
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L608:
ldr w1, [sp, 68]
ldr w0, [sp, 28]
cmp w1, w0
blt .L609
adrp x0, .LC30
add x1, x0, :lo12:.LC30
ldr x0, [sp, 104]
bl fxp_verify_overflow_node
ldr x0, [sp, 40]
ldr x0, [x0]
mov x1, x0
ldr x0, [sp, 104]
bl fxp_div
str x0, [sp, 104]
ldr x0, [sp, 104]
bl fxp_quantize
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE95:
.size fxp_direct_form_1, .-fxp_direct_form_1
.section .rodata
.align 3
.LC31:
.string "An Overflow Occurred in the node b0"
.text
.align 2
.global fxp_direct_form_2
.type fxp_direct_form_2, %function
fxp_direct_form_2:
.LFB96:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -112
str x0, [sp, 72]
str x1, [sp, 64]
str x2, [sp, 56]
str x3, [sp, 48]
str w4, [sp, 44]
str w5, [sp, 40]
str xzr, [sp, 120]
ldr x0, [sp, 56]
add x0, x0, 8
str x0, [sp, 96]
ldr x0, [sp, 48]
str x0, [sp, 104]
ldr x0, [sp, 72]
add x0, x0, 8
str x0, [sp, 112]
mov w0, 1
str w0, [sp, 92]
b .L612
.L613:
ldr x0, [sp, 72]
ldr x19, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr x2, [x0]
ldr x0, [sp, 112]
add x1, x0, 8
str x1, [sp, 112]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
mov x0, x19
bl fxp_sub
mov x1, x0
ldr x0, [sp, 72]
str x1, [x0]
ldr w0, [sp, 92]
add w0, w0, 1
str w0, [sp, 92]
.L612:
ldr w1, [sp, 92]
ldr w0, [sp, 44]
cmp w1, w0
blt .L613
ldr x0, [sp, 72]
ldr x0, [x0]
ldr x1, [sp, 64]
bl fxp_add
mov x1, x0
ldr x0, [sp, 72]
str x1, [x0]
ldr x0, [sp, 72]
ldr x2, [x0]
ldr x0, [sp, 56]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_div
mov x1, x0
ldr x0, [sp, 72]
str x1, [x0]
ldr x0, [sp, 72]
ldr x2, [x0]
adrp x0, .LC31
add x1, x0, :lo12:.LC31
mov x0, x2
bl fxp_verify_overflow_node
ldr x0, [sp, 72]
str x0, [sp, 112]
str wzr, [sp, 88]
b .L614
.L615:
ldr x0, [sp, 104]
add x1, x0, 8
str x1, [sp, 104]
ldr x2, [x0]
ldr x0, [sp, 112]
add x1, x0, 8
str x1, [sp, 112]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
ldr x0, [sp, 120]
bl fxp_add
str x0, [sp, 120]
ldr w0, [sp, 88]
add w0, w0, 1
str w0, [sp, 88]
.L614:
ldr w1, [sp, 88]
ldr w0, [sp, 40]
cmp w1, w0
blt .L615
ldr x0, [sp, 120]
bl fxp_quantize
ldr x19, [sp, 16]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE96:
.size fxp_direct_form_2, .-fxp_direct_form_2
.align 2
.global fxp_transposed_direct_form_2
.type fxp_transposed_direct_form_2, %function
fxp_transposed_direct_form_2:
.LFB97:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
stp x19, x20, [sp, 16]
.cfi_offset 19, -96
.cfi_offset 20, -88
str x0, [sp, 72]
str x1, [sp, 64]
str x2, [sp, 56]
str x3, [sp, 48]
str w4, [sp, 44]
str w5, [sp, 40]
str xzr, [sp, 104]
ldr x0, [sp, 56]
add x0, x0, 8
str x0, [sp, 88]
ldr x0, [sp, 48]
str x0, [sp, 96]
ldr w0, [sp, 44]
ldr w2, [sp, 40]
ldr w1, [sp, 40]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 84]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr x0, [x0]
ldr x1, [sp, 64]
bl fxp_mult
mov x2, x0
ldr x0, [sp, 72]
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_add
str x0, [sp, 104]
ldr x0, [sp, 56]
ldr x0, [x0]
mov x1, x0
ldr x0, [sp, 104]
bl fxp_div
str x0, [sp, 104]
str wzr, [sp, 80]
b .L618
.L621:
ldrsw x0, [sp, 80]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 72]
add x1, x1, x0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x2, [sp, 72]
add x0, x2, x0
ldr x1, [x1]
str x1, [x0]
ldr w0, [sp, 44]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L619
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x0, x1, x0
ldr x20, [x0]
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr x0, [x0]
ldr x1, [sp, 104]
bl fxp_mult
mov x2, x0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x19, x1, x0
mov x1, x2
mov x0, x20
bl fxp_sub
str x0, [x19]
.L619:
ldr w0, [sp, 40]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L620
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x0, x1, x0
ldr x20, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr x0, [x0]
ldr x1, [sp, 64]
bl fxp_mult
mov x2, x0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x19, x1, x0
mov x1, x2
mov x0, x20
bl fxp_add
str x0, [x19]
.L620:
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L618:
ldr w0, [sp, 84]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
blt .L621
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x0, x1, x0
ldr x2, [x0]
adrp x0, .LC30
add x1, x0, :lo12:.LC30
mov x0, x2
bl fxp_verify_overflow_node
ldr x0, [sp, 104]
bl fxp_quantize
ldp x19, x20, [sp, 16]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE97:
.size fxp_transposed_direct_form_2, .-fxp_transposed_direct_form_2
.align 2
.global double_direct_form_1
.type double_direct_form_1, %function
double_direct_form_1:
.LFB98:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
str x3, [sp, 16]
str w4, [sp, 12]
str w5, [sp, 8]
str xzr, [sp, 88]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 56]
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x0, x1, x0
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
ldrsw x0, [sp, 8]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 80]
str wzr, [sp, 48]
b .L624
.L625:
ldr x0, [sp, 72]
add x1, x0, 8
str x1, [sp, 72]
ldr d1, [x0]
ldr x0, [sp, 80]
sub x1, x0, #8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fadd d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L624:
ldr w1, [sp, 48]
ldr w0, [sp, 8]
cmp w1, w0
blt .L625
mov w0, 1
str w0, [sp, 52]
b .L626
.L627:
ldr x0, [sp, 56]
add x1, x0, 8
str x1, [sp, 56]
ldr d1, [x0]
ldr x0, [sp, 64]
sub x1, x0, #8
str x1, [sp, 64]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fsub d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L626:
ldr w1, [sp, 52]
ldr w0, [sp, 12]
cmp w1, w0
blt .L627
ldr x0, [sp, 24]
ldr d0, [x0]
ldr d1, [sp, 88]
fdiv d0, d1, d0
str d0, [sp, 88]
ldr d0, [sp, 88]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE98:
.size double_direct_form_1, .-double_direct_form_1
.align 2
.global double_direct_form_2
.type double_direct_form_2, %function
double_direct_form_2:
.LFB99:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str d0, [sp, 32]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 12]
str w4, [sp, 8]
str xzr, [sp, 88]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 80]
mov w0, 1
str w0, [sp, 60]
b .L630
.L631:
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr x0, [sp, 40]
ldr d1, [x0]
fsub d0, d1, d0
ldr x0, [sp, 40]
str d0, [x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L630:
ldr w1, [sp, 60]
ldr w0, [sp, 12]
cmp w1, w0
blt .L631
ldr x0, [sp, 40]
ldr d1, [x0]
ldr d0, [sp, 32]
fadd d0, d1, d0
ldr x0, [sp, 40]
str d0, [x0]
ldr x0, [sp, 40]
ldr d1, [x0]
ldr x0, [sp, 24]
ldr d0, [x0]
fdiv d0, d1, d0
ldr x0, [sp, 40]
str d0, [x0]
ldr x0, [sp, 40]
str x0, [sp, 80]
str wzr, [sp, 56]
b .L632
.L633:
ldr x0, [sp, 72]
add x1, x0, 8
str x1, [sp, 72]
ldr d1, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fadd d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L632:
ldr w1, [sp, 56]
ldr w0, [sp, 8]
cmp w1, w0
blt .L633
ldr d0, [sp, 88]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE99:
.size double_direct_form_2, .-double_direct_form_2
.align 2
.global double_transposed_direct_form_2
.type double_transposed_direct_form_2, %function
double_transposed_direct_form_2:
.LFB100:
.cfi_startproc
sub sp, sp, #80
.cfi_def_cfa_offset 80
str x0, [sp, 40]
str d0, [sp, 32]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 12]
str w4, [sp, 8]
str xzr, [sp, 72]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 56]
ldr x0, [sp, 16]
str x0, [sp, 64]
ldr w0, [sp, 12]
ldr w2, [sp, 8]
ldr w1, [sp, 8]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 52]
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr d0, [sp, 32]
fmul d1, d1, d0
ldr x0, [sp, 40]
ldr d0, [x0]
fadd d0, d1, d0
str d0, [sp, 72]
ldr x0, [sp, 24]
ldr d0, [x0]
ldr d1, [sp, 72]
fdiv d0, d1, d0
str d0, [sp, 72]
str wzr, [sp, 48]
b .L636
.L639:
ldrsw x0, [sp, 48]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x2, [sp, 40]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
bge .L637
ldr x0, [sp, 56]
add x1, x0, 8
str x1, [sp, 56]
ldr d1, [x0]
ldr d0, [sp, 72]
fmul d0, d1, d0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
fsub d0, d1, d0
str d0, [x0]
.L637:
ldr w0, [sp, 8]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
bge .L638
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr d0, [sp, 32]
fmul d1, d1, d0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
.L638:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L636:
ldr w0, [sp, 52]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
blt .L639
ldr d0, [sp, 72]
add sp, sp, 80
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE100:
.size double_transposed_direct_form_2, .-double_transposed_direct_form_2
.align 2
.global float_direct_form_1
.type float_direct_form_1, %function
float_direct_form_1:
.LFB101:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
str x3, [sp, 16]
str w4, [sp, 12]
str w5, [sp, 8]
str wzr, [sp, 52]
ldr x0, [sp, 24]
add x0, x0, 4
str x0, [sp, 64]
ldrsw x0, [sp, 12]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 40]
add x0, x1, x0
str x0, [sp, 72]
ldr x0, [sp, 16]
str x0, [sp, 80]
ldrsw x0, [sp, 8]
lsl x0, x0, 2
sub x0, x0, #4
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 88]
str wzr, [sp, 56]
b .L642
.L643:
ldr x0, [sp, 80]
add x1, x0, 4
str x1, [sp, 80]
ldr s1, [x0]
ldr x0, [sp, 88]
sub x1, x0, #4
str x1, [sp, 88]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fadd s0, s1, s0
str s0, [sp, 52]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L642:
ldr w1, [sp, 56]
ldr w0, [sp, 8]
cmp w1, w0
blt .L643
mov w0, 1
str w0, [sp, 60]
b .L644
.L645:
ldr x0, [sp, 64]
add x1, x0, 4
str x1, [sp, 64]
ldr s1, [x0]
ldr x0, [sp, 72]
sub x1, x0, #4
str x1, [sp, 72]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 52]
fsub s0, s1, s0
str s0, [sp, 52]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L644:
ldr w1, [sp, 60]
ldr w0, [sp, 12]
cmp w1, w0
blt .L645
ldr x0, [sp, 24]
ldr s0, [x0]
ldr s1, [sp, 52]
fdiv s0, s1, s0
str s0, [sp, 52]
ldr s0, [sp, 52]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE101:
.size float_direct_form_1, .-float_direct_form_1
.align 2
.global float_direct_form_2
.type float_direct_form_2, %function
float_direct_form_2:
.LFB102:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str s0, [sp, 36]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 32]
str w4, [sp, 12]
str wzr, [sp, 60]
ldr x0, [sp, 24]
add x0, x0, 4
str x0, [sp, 72]
ldr x0, [sp, 16]
str x0, [sp, 80]
ldr x0, [sp, 40]
add x0, x0, 4
str x0, [sp, 88]
mov w0, 1
str w0, [sp, 68]
b .L648
.L649:
ldr x0, [sp, 72]
add x1, x0, 4
str x1, [sp, 72]
ldr s1, [x0]
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s0, [x0]
fmul s0, s1, s0
ldr x0, [sp, 40]
ldr s1, [x0]
fsub s0, s1, s0
ldr x0, [sp, 40]
str s0, [x0]
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L648:
ldr w1, [sp, 68]
ldr w0, [sp, 32]
cmp w1, w0
blt .L649
ldr x0, [sp, 40]
ldr s1, [x0]
ldr s0, [sp, 36]
fadd s0, s1, s0
ldr x0, [sp, 40]
str s0, [x0]
ldr x0, [sp, 40]
ldr s1, [x0]
ldr x0, [sp, 24]
ldr s0, [x0]
fdiv s0, s1, s0
ldr x0, [sp, 40]
str s0, [x0]
ldr x0, [sp, 40]
str x0, [sp, 88]
str wzr, [sp, 64]
b .L650
.L651:
ldr x0, [sp, 80]
add x1, x0, 4
str x1, [sp, 80]
ldr s1, [x0]
ldr x0, [sp, 88]
add x1, x0, 4
str x1, [sp, 88]
ldr s0, [x0]
fmul s0, s1, s0
ldr s1, [sp, 60]
fadd s0, s1, s0
str s0, [sp, 60]
ldr w0, [sp, 64]
add w0, w0, 1
str w0, [sp, 64]
.L650:
ldr w1, [sp, 64]
ldr w0, [sp, 12]
cmp w1, w0
blt .L651
ldr s0, [sp, 60]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE102:
.size float_direct_form_2, .-float_direct_form_2
.align 2
.global float_transposed_direct_form_2
.type float_transposed_direct_form_2, %function
float_transposed_direct_form_2:
.LFB103:
.cfi_startproc
sub sp, sp, #80
.cfi_def_cfa_offset 80
str x0, [sp, 40]
str s0, [sp, 36]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 32]
str w4, [sp, 12]
str wzr, [sp, 56]
ldr x0, [sp, 24]
add x0, x0, 4
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
ldr w0, [sp, 32]
ldr w2, [sp, 12]
ldr w1, [sp, 12]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 60]
ldr x0, [sp, 72]
add x1, x0, 4
str x1, [sp, 72]
ldr s1, [x0]
ldr s0, [sp, 36]
fmul s1, s1, s0
ldr x0, [sp, 40]
ldr s0, [x0]
fadd s0, s1, s0
str s0, [sp, 56]
ldr x0, [sp, 24]
ldr s0, [x0]
ldr s1, [sp, 56]
fdiv s0, s1, s0
str s0, [sp, 56]
str wzr, [sp, 52]
b .L654
.L657:
ldrsw x0, [sp, 52]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x2, [sp, 40]
add x0, x2, x0
ldr s0, [x1]
str s0, [x0]
ldr w0, [sp, 32]
sub w0, w0, #1
ldr w1, [sp, 52]
cmp w1, w0
bge .L655
ldr x0, [sp, 64]
add x1, x0, 4
str x1, [sp, 64]
ldr s1, [x0]
ldr s0, [sp, 56]
fmul s0, s1, s0
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s1, [x0]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
fsub s0, s1, s0
str s0, [x0]
.L655:
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 52]
cmp w1, w0
bge .L656
ldr x0, [sp, 72]
add x1, x0, 4
str x1, [sp, 72]
ldr s1, [x0]
ldr s0, [sp, 36]
fmul s1, s1, s0
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
ldr s0, [x0]
ldrsw x0, [sp, 52]
lsl x0, x0, 2
ldr x1, [sp, 40]
add x0, x1, x0
fadd s0, s1, s0
str s0, [x0]
.L656:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L654:
ldr w0, [sp, 60]
sub w0, w0, #1
ldr w1, [sp, 52]
cmp w1, w0
blt .L657
ldr s0, [sp, 56]
add sp, sp, 80
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE103:
.size float_transposed_direct_form_2, .-float_transposed_direct_form_2
.section .rodata
.align 3
.LC32:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/core/realizations.h"
.align 3
.LC33:
.string "(double) timer1 * hw.cycle <= ds.sample_time"
.text
.align 2
.global double_direct_form_1_MSP430
.type double_direct_form_1_MSP430, %function
double_direct_form_1_MSP430:
.LFB104:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 40]
str x3, [sp, 32]
str w4, [sp, 28]
str w5, [sp, 24]
str wzr, [sp, 76]
str xzr, [sp, 120]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 88]
ldrsw x0, [sp, 28]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 56]
add x0, x1, x0
str x0, [sp, 96]
ldr x0, [sp, 32]
str x0, [sp, 104]
ldrsw x0, [sp, 24]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 48]
add x0, x1, x0
str x0, [sp, 112]
ldr w0, [sp, 76]
add w0, w0, 91
str w0, [sp, 76]
str wzr, [sp, 80]
b .L660
.L661:
ldr x0, [sp, 104]
add x1, x0, 8
str x1, [sp, 104]
ldr d1, [x0]
ldr x0, [sp, 112]
sub x1, x0, #8
str x1, [sp, 112]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 120]
fadd d0, d1, d0
str d0, [sp, 120]
ldr w0, [sp, 76]
add w0, w0, 47
str w0, [sp, 76]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L660:
ldr w1, [sp, 80]
ldr w0, [sp, 24]
cmp w1, w0
blt .L661
mov w0, 1
str w0, [sp, 84]
b .L662
.L663:
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr d1, [x0]
ldr x0, [sp, 96]
sub x1, x0, #8
str x1, [sp, 96]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 120]
fsub d0, d1, d0
str d0, [sp, 120]
ldr w0, [sp, 76]
add w0, w0, 57
str w0, [sp, 76]
ldr w0, [sp, 84]
add w0, w0, 1
str w0, [sp, 84]
.L662:
ldr w1, [sp, 84]
ldr w0, [sp, 28]
cmp w1, w0
blt .L663
ldr w0, [sp, 76]
add w0, w0, 3
str w0, [sp, 76]
ldr w0, [sp, 76]
scvtf d1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr d0, [x0, 16]
fmul d1, d1, d0
adrp x0, ds
add x0, x0, :lo12:ds
ldr d0, [x0, 1616]
fcmpe d1, d0
bls .L664
adrp x0, __PRETTY_FUNCTION__.12
add x3, x0, :lo12:__PRETTY_FUNCTION__.12
mov w2, 235
adrp x0, .LC32
add x1, x0, :lo12:.LC32
adrp x0, .LC33
add x0, x0, :lo12:.LC33
bl __assert_fail
.L664:
ldr d0, [sp, 120]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE104:
.size double_direct_form_1_MSP430, .-double_direct_form_1_MSP430
.align 2
.global double_direct_form_2_MSP430
.type double_direct_form_2_MSP430, %function
double_direct_form_2_MSP430:
.LFB105:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str d0, [sp, 48]
str x1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 28]
str w4, [sp, 24]
str wzr, [sp, 68]
str xzr, [sp, 104]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 80]
ldr x0, [sp, 32]
str x0, [sp, 88]
ldr x0, [sp, 56]
add x0, x0, 8
str x0, [sp, 96]
ldr w0, [sp, 68]
add w0, w0, 71
str w0, [sp, 68]
mov w0, 1
str w0, [sp, 76]
b .L667
.L668:
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr d1, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d0, [x0]
fmul d0, d1, d0
ldr x0, [sp, 56]
ldr d1, [x0]
fsub d0, d1, d0
ldr x0, [sp, 56]
str d0, [x0]
ldr w0, [sp, 68]
add w0, w0, 54
str w0, [sp, 68]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L667:
ldr w1, [sp, 76]
ldr w0, [sp, 28]
cmp w1, w0
blt .L668
ldr x0, [sp, 56]
ldr d1, [x0]
ldr d0, [sp, 48]
fadd d0, d1, d0
ldr x0, [sp, 56]
str d0, [x0]
ldr x0, [sp, 56]
ldr d1, [x0]
ldr x0, [sp, 40]
ldr d0, [x0]
fdiv d0, d1, d0
ldr x0, [sp, 56]
str d0, [x0]
ldr x0, [sp, 56]
str x0, [sp, 96]
str wzr, [sp, 72]
b .L669
.L670:
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr d1, [x0]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 104]
fadd d0, d1, d0
str d0, [sp, 104]
ldr w0, [sp, 68]
add w0, w0, 46
str w0, [sp, 68]
ldr w0, [sp, 72]
add w0, w0, 1
str w0, [sp, 72]
.L669:
ldr w1, [sp, 72]
ldr w0, [sp, 24]
cmp w1, w0
blt .L670
ldr w0, [sp, 68]
add w0, w0, 38
str w0, [sp, 68]
ldr w0, [sp, 68]
scvtf d1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr d0, [x0, 16]
fmul d1, d1, d0
adrp x0, ds
add x0, x0, :lo12:ds
ldr d0, [x0, 1616]
fcmpe d1, d0
bls .L671
adrp x0, __PRETTY_FUNCTION__.11
add x3, x0, :lo12:__PRETTY_FUNCTION__.11
mov w2, 262
adrp x0, .LC32
add x1, x0, :lo12:.LC32
adrp x0, .LC33
add x0, x0, :lo12:.LC33
bl __assert_fail
.L671:
ldr d0, [sp, 104]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE105:
.size double_direct_form_2_MSP430, .-double_direct_form_2_MSP430
.align 2
.global double_transposed_direct_form_2_MSP430
.type double_transposed_direct_form_2_MSP430, %function
double_transposed_direct_form_2_MSP430:
.LFB106:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x0, [sp, 56]
str d0, [sp, 48]
str x1, [sp, 40]
str x2, [sp, 32]
str w3, [sp, 28]
str w4, [sp, 24]
str wzr, [sp, 76]
str xzr, [sp, 104]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 88]
ldr x0, [sp, 32]
str x0, [sp, 96]
ldr w0, [sp, 28]
ldr w2, [sp, 24]
ldr w1, [sp, 24]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 84]
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d1, [x0]
ldr d0, [sp, 48]
fmul d1, d1, d0
ldr x0, [sp, 56]
ldr d0, [x0]
fadd d0, d1, d0
str d0, [sp, 104]
ldr w0, [sp, 76]
add w0, w0, 105
str w0, [sp, 76]
str wzr, [sp, 80]
b .L674
.L677:
ldrsw x0, [sp, 80]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 56]
add x1, x1, x0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x2, [sp, 56]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 28]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L675
ldr x0, [sp, 88]
add x1, x0, 8
str x1, [sp, 88]
ldr d1, [x0]
ldr d0, [sp, 104]
fmul d0, d1, d0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
fsub d0, d1, d0
str d0, [x0]
ldr w0, [sp, 76]
add w0, w0, 41
str w0, [sp, 76]
.L675:
ldr w0, [sp, 24]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
bge .L676
ldr x0, [sp, 96]
add x1, x0, 8
str x1, [sp, 96]
ldr d1, [x0]
ldr d0, [sp, 48]
fmul d1, d1, d0
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
ldr w0, [sp, 76]
add w0, w0, 38
str w0, [sp, 76]
.L676:
ldr w0, [sp, 76]
add w0, w0, 54
str w0, [sp, 76]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L674:
ldr w0, [sp, 84]
sub w0, w0, #1
ldr w1, [sp, 80]
cmp w1, w0
blt .L677
ldr w0, [sp, 76]
add w0, w0, 7
str w0, [sp, 76]
ldr w0, [sp, 76]
scvtf d1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr d0, [x0, 16]
fmul d1, d1, d0
adrp x0, ds
add x0, x0, :lo12:ds
ldr d0, [x0, 1616]
fcmpe d1, d0
bls .L678
adrp x0, __PRETTY_FUNCTION__.10
add x3, x0, :lo12:__PRETTY_FUNCTION__.10
mov w2, 291
adrp x0, .LC32
add x1, x0, :lo12:.LC32
adrp x0, .LC33
add x0, x0, :lo12:.LC33
bl __assert_fail
.L678:
ldr d0, [sp, 104]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE106:
.size double_transposed_direct_form_2_MSP430, .-double_transposed_direct_form_2_MSP430
.align 2
.global generic_timing_double_direct_form_1
.type generic_timing_double_direct_form_1, %function
generic_timing_double_direct_form_1:
.LFB107:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
str x3, [sp, 16]
str w4, [sp, 12]
str w5, [sp, 8]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 24]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 28]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 2
add w1, w2, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str xzr, [sp, 88]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 56]
ldrsw x0, [sp, 12]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 40]
add x0, x1, x0
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
ldrsw x0, [sp, 8]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [sp, 32]
add x0, x1, x0
str x0, [sp, 80]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 48]
add w1, w1, w0
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
mov w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 60]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 64]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 68]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 72]
add w0, w1, w0
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str wzr, [sp, 48]
b .L681
.L682:
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 2
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 3
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 88]
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr x0, [sp, 72]
add x1, x0, 8
str x1, [sp, 72]
ldr d1, [x0]
ldr x0, [sp, 80]
sub x1, x0, #8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fadd d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L681:
ldr w1, [sp, 48]
ldr w0, [sp, 8]
cmp w1, w0
blt .L682
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 108]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
add w0, w1, w0
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
mov w0, 1
str w0, [sp, 52]
b .L683
.L684:
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, 22
mul w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 3
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 3
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 88]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr x0, [sp, 56]
add x1, x0, 8
str x1, [sp, 56]
ldr d1, [x0]
ldr x0, [sp, 64]
sub x1, x0, #8
str x1, [sp, 64]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fsub d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L683:
ldr w1, [sp, 52]
ldr w0, [sp, 12]
cmp w1, w0
blt .L684
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
add w0, w1, w0
lsl w1, w0, 2
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 28]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 116]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr d0, [sp, 88]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE107:
.size generic_timing_double_direct_form_1, .-generic_timing_double_direct_form_1
.align 2
.global generic_timing_double_direct_form_2
.type generic_timing_double_direct_form_2, %function
generic_timing_double_direct_form_2:
.LFB108:
.cfi_startproc
sub sp, sp, #96
.cfi_def_cfa_offset 96
str x0, [sp, 40]
str d0, [sp, 32]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 12]
str w4, [sp, 8]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 24]
lsl w2, w0, 3
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 3
sub w0, w0, w1
lsl w0, w0, 1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 28]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str xzr, [sp, 88]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 64]
ldr x0, [sp, 16]
str x0, [sp, 72]
ldr x0, [sp, 40]
add x0, x0, 8
str x0, [sp, 80]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 1
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 108]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
add w0, w1, w0
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
mov w0, 1
str w0, [sp, 60]
b .L687
.L688:
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr x0, [sp, 40]
ldr d1, [x0]
fsub d0, d1, d0
ldr x0, [sp, 40]
str d0, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, 23
mul w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
lsl w0, w0, 5
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 3
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 92]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [sp, 60]
add w0, w0, 1
str w0, [sp, 60]
.L687:
ldr w1, [sp, 60]
ldr w0, [sp, 12]
cmp w1, w0
blt .L688
ldr x0, [sp, 40]
ldr d1, [x0]
ldr d0, [sp, 32]
fadd d0, d1, d0
ldr x0, [sp, 40]
str d0, [x0]
ldr x0, [sp, 40]
str x0, [sp, 80]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, 13
mul w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 2
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 124]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str wzr, [sp, 56]
b .L689
.L690:
ldr x0, [sp, 72]
add x1, x0, 8
str x1, [sp, 72]
ldr d1, [x0]
ldr x0, [sp, 80]
add x1, x0, 8
str x1, [sp, 80]
ldr d0, [x0]
fmul d0, d1, d0
ldr d1, [sp, 88]
fadd d0, d1, d0
str d0, [sp, 88]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 2
mov w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 3
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [sp, 56]
add w0, w0, 1
str w0, [sp, 56]
.L689:
ldr w1, [sp, 56]
ldr w0, [sp, 8]
cmp w1, w0
blt .L690
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
add w0, w1, w0
lsl w1, w0, 2
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 28]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 116]
lsl w0, w0, 3
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr d0, [sp, 88]
add sp, sp, 96
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE108:
.size generic_timing_double_direct_form_2, .-generic_timing_double_direct_form_2
.align 2
.global generic_timing_double_transposed_direct_form_2
.type generic_timing_double_transposed_direct_form_2, %function
generic_timing_double_transposed_direct_form_2:
.LFB109:
.cfi_startproc
sub sp, sp, #80
.cfi_def_cfa_offset 80
str x0, [sp, 40]
str d0, [sp, 32]
str x1, [sp, 24]
str x2, [sp, 16]
str w3, [sp, 12]
str w4, [sp, 8]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 24]
lsl w2, w0, 3
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 3
sub w0, w0, w1
lsl w0, w0, 1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 28]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 32]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str xzr, [sp, 72]
ldr x0, [sp, 24]
add x0, x0, 8
str x0, [sp, 56]
ldr x0, [sp, 16]
str x0, [sp, 64]
ldr w0, [sp, 12]
ldr w2, [sp, 8]
ldr w1, [sp, 8]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [sp, 52]
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr d0, [sp, 32]
fmul d1, d1, d0
ldr x0, [sp, 40]
ldr d0, [x0]
fadd d0, d1, d0
str d0, [sp, 72]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 4
sub w1, w0, w1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w2, [x0, 48]
mov w0, 22
mul w0, w2, w0
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 3
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 92]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 100]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 52]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
str wzr, [sp, 48]
b .L693
.L696:
ldrsw x0, [sp, 48]
add x0, x0, 1
lsl x0, x0, 3
ldr x1, [sp, 40]
add x1, x1, x0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x2, [sp, 40]
add x0, x2, x0
ldr d0, [x1]
str d0, [x0]
ldr w0, [sp, 12]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
bge .L694
ldr x0, [sp, 56]
add x1, x0, 8
str x1, [sp, 56]
ldr d1, [x0]
ldr d0, [sp, 72]
fmul d0, d1, d0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
fsub d0, d1, d0
str d0, [x0]
.L694:
ldr w0, [sp, 8]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
bge .L695
ldr x0, [sp, 64]
add x1, x0, 8
str x1, [sp, 64]
ldr d1, [x0]
ldr d0, [sp, 32]
fmul d1, d1, d0
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 48]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
.L695:
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 84]
mov w0, 70
mul w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
mov w0, w1
lsl w0, w0, 6
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 60]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 2
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 64]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 2
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 44]
mov w0, w1
lsl w0, w0, 4
sub w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 68]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 72]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
lsl w0, w0, 1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 104]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 100]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 92]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 96]
lsl w0, w0, 2
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 52]
mov w0, w1
lsl w0, w0, 2
add w0, w0, w1
add w2, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 80]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 128]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 124]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 56]
lsl w0, w0, 1
add w2, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 88]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 112]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L693:
ldr w0, [sp, 52]
sub w0, w0, #1
ldr w1, [sp, 48]
cmp w1, w0
blt .L696
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 48]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 84]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 116]
lsl w0, w0, 1
add w0, w1, w0
lsl w2, w0, 2
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w1, [x0, 40]
mov w0, w1
lsl w0, w0, 1
add w0, w0, w1
add w1, w2, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 28]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 36]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 120]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr d0, [sp, 72]
add sp, sp, 80
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE109:
.size generic_timing_double_transposed_direct_form_2, .-generic_timing_double_transposed_direct_form_2
.align 2
.global double_direct_form_1_impl2
.type double_direct_form_1_impl2, %function
double_direct_form_1_impl2:
.LFB110:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
.cfi_def_cfa_register 29
sub sp, sp, #16
str x0, [x29, 56]
str w1, [x29, 52]
str x2, [x29, 40]
str w3, [x29, 48]
str x4, [x29, 32]
str w5, [x29, 28]
str x6, [x29, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 88]
mov x1, 0
mov x0, sp
mov x2, x0
str wzr, [x29, 64]
str wzr, [x29, 68]
ldr w0, [x29, 52]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 72]
sxtw x1, w0
mov x14, x1
mov x15, 0
lsr x1, x14, 58
lsl x11, x15, 6
orr x11, x1, x11
lsl x10, x14, 6
sxtw x1, w0
mov x12, x1
mov x13, 0
lsr x1, x12, 58
lsl x9, x13, 6
orr x9, x1, x9
lsl x8, x12, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L699:
cmp sp, x1
beq .L700
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L699
.L700:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L701
str xzr, [sp, 1024]
.L701:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 80]
str wzr, [x29, 64]
b .L702
.L707:
ldr x0, [x29, 80]
ldrsw x1, [x29, 64]
str xzr, [x0, x1, lsl 3]
str wzr, [x29, 68]
b .L703
.L706:
ldr w1, [x29, 68]
ldr w0, [x29, 64]
cmp w1, w0
bgt .L715
ldr x0, [x29, 80]
ldrsw x1, [x29, 64]
ldr d1, [x0, x1, lsl 3]
ldr w1, [x29, 64]
ldr w0, [x29, 68]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 56]
add x0, x1, x0
ldr d2, [x0]
ldrsw x0, [x29, 68]
lsl x0, x0, 3
ldr x1, [x29, 40]
add x0, x1, x0
ldr d0, [x0]
fmul d0, d2, d0
fadd d0, d1, d0
ldr x0, [x29, 80]
ldrsw x1, [x29, 64]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 68]
add w0, w0, 1
str w0, [x29, 68]
.L703:
ldr w1, [x29, 68]
ldr w0, [x29, 48]
cmp w1, w0
blt .L706
b .L705
.L715:
nop
.L705:
ldr w0, [x29, 64]
add w0, w0, 1
str w0, [x29, 64]
.L702:
ldr w1, [x29, 64]
ldr w0, [x29, 52]
cmp w1, w0
blt .L707
ldr x0, [x29, 80]
ldr d0, [x0]
ldr x0, [x29, 16]
str d0, [x0]
mov w0, 1
str w0, [x29, 64]
b .L708
.L713:
ldrsw x0, [x29, 64]
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
str xzr, [x0]
ldrsw x0, [x29, 64]
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
ldr d1, [x0]
ldr x0, [x29, 80]
ldrsw x1, [x29, 64]
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [x29, 64]
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
mov w0, 1
str w0, [x29, 68]
b .L709
.L712:
ldr w1, [x29, 68]
ldr w0, [x29, 64]
cmp w1, w0
bgt .L716
ldrsw x0, [x29, 64]
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
ldr d1, [x0]
ldr w1, [x29, 64]
ldr w0, [x29, 68]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
ldr d2, [x0]
ldrsw x0, [x29, 68]
lsl x0, x0, 3
ldr x1, [x29, 32]
add x0, x1, x0
ldr d0, [x0]
fneg d0, d0
fmul d0, d2, d0
ldrsw x0, [x29, 64]
lsl x0, x0, 3
ldr x1, [x29, 16]
add x0, x1, x0
fadd d0, d1, d0
str d0, [x0]
ldr w0, [x29, 68]
add w0, w0, 1
str w0, [x29, 68]
.L709:
ldr w1, [x29, 68]
ldr w0, [x29, 28]
cmp w1, w0
blt .L712
b .L711
.L716:
nop
.L711:
ldr w0, [x29, 64]
add w0, w0, 1
str w0, [x29, 64]
.L708:
ldr w1, [x29, 64]
ldr w0, [x29, 52]
cmp w1, w0
blt .L713
mov sp, x2
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 88]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L714
bl __stack_chk_fail
.L714:
mov sp, x29
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE110:
.size double_direct_form_1_impl2, .-double_direct_form_1_impl2
.align 2
.global fxp_direct_form_1_impl2
.type fxp_direct_form_1_impl2, %function
fxp_direct_form_1_impl2:
.LFB111:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
str x21, [sp, 32]
sub sp, sp, #16
.cfi_offset 19, -112
.cfi_offset 20, -104
.cfi_offset 21, -96
str x0, [x29, 88]
str w1, [x29, 84]
str x2, [x29, 72]
str w3, [x29, 80]
str x4, [x29, 64]
str w5, [x29, 60]
str x6, [x29, 48]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 120]
mov x1, 0
mov x0, sp
mov x21, x0
str wzr, [x29, 96]
str wzr, [x29, 100]
ldr w0, [x29, 84]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 104]
sxtw x1, w0
mov x14, x1
mov x15, 0
lsr x1, x14, 58
lsl x11, x15, 6
orr x11, x1, x11
lsl x10, x14, 6
sxtw x1, w0
mov x12, x1
mov x13, 0
lsr x1, x12, 58
lsl x9, x13, 6
orr x9, x1, x9
lsl x8, x12, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L718:
cmp sp, x1
beq .L719
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L718
.L719:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L720
str xzr, [sp, 1024]
.L720:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 112]
str wzr, [x29, 96]
b .L721
.L726:
ldr x0, [x29, 112]
ldrsw x1, [x29, 96]
str xzr, [x0, x1, lsl 3]
str wzr, [x29, 100]
b .L722
.L725:
ldr w1, [x29, 100]
ldr w0, [x29, 96]
cmp w1, w0
bgt .L734
ldr x0, [x29, 112]
ldrsw x1, [x29, 96]
ldr x19, [x0, x1, lsl 3]
ldr w1, [x29, 96]
ldr w0, [x29, 100]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 88]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [x29, 100]
lsl x0, x0, 3
ldr x1, [x29, 72]
add x0, x1, x0
ldr x0, [x0]
mov x1, x0
mov x0, x2
bl fxp_mult
mov x1, x0
mov x0, x19
bl fxp_add
mov x2, x0
ldr x0, [x29, 112]
ldrsw x1, [x29, 96]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 100]
add w0, w0, 1
str w0, [x29, 100]
.L722:
ldr w1, [x29, 100]
ldr w0, [x29, 80]
cmp w1, w0
blt .L725
b .L724
.L734:
nop
.L724:
ldr w0, [x29, 96]
add w0, w0, 1
str w0, [x29, 96]
.L721:
ldr w1, [x29, 96]
ldr w0, [x29, 84]
cmp w1, w0
blt .L726
ldr x0, [x29, 112]
ldr x1, [x0]
ldr x0, [x29, 48]
str x1, [x0]
mov w0, 1
str w0, [x29, 96]
b .L727
.L732:
ldrsw x0, [x29, 96]
lsl x0, x0, 3
ldr x1, [x29, 48]
add x0, x1, x0
str xzr, [x0]
ldrsw x0, [x29, 96]
lsl x0, x0, 3
ldr x1, [x29, 48]
add x0, x1, x0
ldr x2, [x0]
ldr x0, [x29, 112]
ldrsw x1, [x29, 96]
ldr x3, [x0, x1, lsl 3]
ldrsw x0, [x29, 96]
lsl x0, x0, 3
ldr x1, [x29, 48]
add x19, x1, x0
mov x1, x3
mov x0, x2
bl fxp_add
str x0, [x19]
mov w0, 1
str w0, [x29, 100]
b .L728
.L731:
ldr w1, [x29, 100]
ldr w0, [x29, 96]
cmp w1, w0
bgt .L735
ldrsw x0, [x29, 96]
lsl x0, x0, 3
ldr x1, [x29, 48]
add x0, x1, x0
ldr x20, [x0]
ldr w1, [x29, 96]
ldr w0, [x29, 100]
sub w0, w1, w0
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [x29, 48]
add x0, x1, x0
ldr x2, [x0]
ldrsw x0, [x29, 100]
lsl x0, x0, 3
ldr x1, [x29, 64]
add x0, x1, x0
ldr x0, [x0]
neg x0, x0
mov x1, x0
mov x0, x2
bl fxp_mult
mov x2, x0
ldrsw x0, [x29, 96]
lsl x0, x0, 3
ldr x1, [x29, 48]
add x19, x1, x0
mov x1, x2
mov x0, x20
bl fxp_add
str x0, [x19]
ldr w0, [x29, 100]
add w0, w0, 1
str w0, [x29, 100]
.L728:
ldr w1, [x29, 100]
ldr w0, [x29, 60]
cmp w1, w0
blt .L731
b .L730
.L735:
nop
.L730:
ldr w0, [x29, 96]
add w0, w0, 1
str w0, [x29, 96]
.L727:
ldr w1, [x29, 96]
ldr w0, [x29, 84]
cmp w1, w0
blt .L732
mov sp, x21
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L733
bl __stack_chk_fail
.L733:
mov sp, x29
ldp x19, x20, [sp, 16]
ldr x21, [sp, 32]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 21
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE111:
.size fxp_direct_form_1_impl2, .-fxp_direct_form_1_impl2
.align 2
.global nchoosek
.type nchoosek, %function
nchoosek:
.LFB112:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w0, [sp, 24]
cmp w0, 0
bne .L737
mov w0, 1
b .L738
.L737:
ldr w0, [sp, 28]
sub w2, w0, #1
ldr w0, [sp, 24]
sub w0, w0, #1
mov w1, w0
mov w0, w2
bl nchoosek
mov w1, w0
ldr w0, [sp, 28]
mul w1, w1, w0
ldr w0, [sp, 24]
sdiv w0, w1, w0
.L738:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE112:
.size nchoosek, .-nchoosek
.align 2
.global generate_delta_coefficients
.type generate_delta_coefficients, %function
generate_delta_coefficients:
.LFB113:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str d8, [sp, 16]
.cfi_offset 72, -80
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str d0, [sp, 32]
ldr w0, [sp, 44]
sub w0, w0, #1
str w0, [sp, 84]
str wzr, [sp, 76]
b .L740
.L743:
str xzr, [sp, 88]
str wzr, [sp, 80]
b .L741
.L742:
ldrsw x0, [sp, 80]
lsl x0, x0, 3
ldr x1, [sp, 56]
add x0, x1, x0
ldr d8, [x0]
ldr w1, [sp, 84]
ldr w0, [sp, 80]
sub w2, w1, w0
ldr w1, [sp, 76]
ldr w0, [sp, 80]
sub w0, w1, w0
mov w1, w0
mov w0, w2
bl nchoosek
scvtf d0, w0
fmul d0, d8, d0
ldr d1, [sp, 88]
fadd d0, d1, d0
str d0, [sp, 88]
ldr w0, [sp, 80]
add w0, w0, 1
str w0, [sp, 80]
.L741:
ldr w1, [sp, 80]
ldr w0, [sp, 76]
cmp w1, w0
ble .L742
ldr w1, [sp, 84]
ldr w0, [sp, 76]
sub w0, w1, w0
scvtf d0, w0
fmov d1, d0
ldr d0, [sp, 32]
bl internal_pow
fmov d1, d0
ldrsw x0, [sp, 76]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr d0, [sp, 88]
fmul d0, d1, d0
str d0, [x0]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L740:
ldr w1, [sp, 76]
ldr w0, [sp, 84]
cmp w1, w0
ble .L743
nop
nop
ldr d8, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE113:
.size generate_delta_coefficients, .-generate_delta_coefficients
.align 2
.global get_delta_transfer_function
.type get_delta_transfer_function, %function
get_delta_transfer_function:
.LFB114:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
str x3, [sp, 32]
str x4, [sp, 24]
str w5, [sp, 40]
str d0, [sp, 16]
ldr d0, [sp, 16]
ldr w2, [sp, 44]
ldr x1, [sp, 48]
ldr x0, [sp, 56]
bl generate_delta_coefficients
ldr d0, [sp, 16]
ldr w2, [sp, 40]
ldr x1, [sp, 24]
ldr x0, [sp, 32]
bl generate_delta_coefficients
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE114:
.size get_delta_transfer_function, .-get_delta_transfer_function
.align 2
.global get_delta_transfer_function_with_base
.type get_delta_transfer_function_with_base, %function
get_delta_transfer_function_with_base:
.LFB115:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str d8, [sp, 16]
.cfi_offset 72, -96
str x0, [sp, 72]
str x1, [sp, 64]
str w2, [sp, 60]
str x3, [sp, 48]
str x4, [sp, 40]
str w5, [sp, 56]
str d0, [sp, 32]
ldr w0, [sp, 56]
sub w0, w0, #1
str w0, [sp, 96]
ldr w0, [sp, 60]
sub w0, w0, #1
str w0, [sp, 100]
str wzr, [sp, 88]
b .L746
.L749:
str xzr, [sp, 104]
str wzr, [sp, 92]
b .L747
.L748:
ldrsw x0, [sp, 92]
lsl x0, x0, 3
ldr x1, [sp, 48]
add x0, x1, x0
ldr d8, [x0]
ldr w1, [sp, 96]
ldr w0, [sp, 92]
sub w2, w1, w0
ldr w1, [sp, 88]
ldr w0, [sp, 92]
sub w0, w1, w0
mov w1, w0
mov w0, w2
bl nchoosek
scvtf d0, w0
fmul d0, d8, d0
ldr d1, [sp, 104]
fadd d0, d1, d0
str d0, [sp, 104]
ldr w0, [sp, 92]
add w0, w0, 1
str w0, [sp, 92]
.L747:
ldr w1, [sp, 92]
ldr w0, [sp, 88]
cmp w1, w0
ble .L748
ldr w1, [sp, 96]
ldr w0, [sp, 88]
sub w0, w1, w0
scvtf d0, w0
fmov d1, d0
ldr d0, [sp, 32]
bl internal_pow
fmov d1, d0
ldrsw x0, [sp, 88]
lsl x0, x0, 3
ldr x1, [sp, 40]
add x0, x1, x0
ldr d0, [sp, 104]
fmul d0, d1, d0
str d0, [x0]
ldr w0, [sp, 88]
add w0, w0, 1
str w0, [sp, 88]
.L746:
ldr w1, [sp, 88]
ldr w0, [sp, 96]
cmp w1, w0
ble .L749
str wzr, [sp, 88]
b .L750
.L753:
str xzr, [sp, 104]
str wzr, [sp, 92]
b .L751
.L752:
ldrsw x0, [sp, 92]
lsl x0, x0, 3
ldr x1, [sp, 72]
add x0, x1, x0
ldr d8, [x0]
ldr w1, [sp, 100]
ldr w0, [sp, 92]
sub w2, w1, w0
ldr w1, [sp, 88]
ldr w0, [sp, 92]
sub w0, w1, w0
mov w1, w0
mov w0, w2
bl nchoosek
scvtf d0, w0
fmul d0, d8, d0
ldr d1, [sp, 104]
fadd d0, d1, d0
str d0, [sp, 104]
ldr w0, [sp, 92]
add w0, w0, 1
str w0, [sp, 92]
.L751:
ldr w1, [sp, 92]
ldr w0, [sp, 88]
cmp w1, w0
ble .L752
ldr w1, [sp, 100]
ldr w0, [sp, 88]
sub w0, w1, w0
scvtf d0, w0
fmov d1, d0
ldr d0, [sp, 32]
bl internal_pow
fmov d1, d0
ldrsw x0, [sp, 88]
lsl x0, x0, 3
ldr x1, [sp, 64]
add x0, x1, x0
ldr d0, [sp, 104]
fmul d0, d1, d0
str d0, [x0]
ldr w0, [sp, 88]
add w0, w0, 1
str w0, [sp, 88]
.L750:
ldr w1, [sp, 88]
ldr w0, [sp, 100]
cmp w1, w0
ble .L753
nop
nop
ldr d8, [sp, 16]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE115:
.size get_delta_transfer_function_with_base, .-get_delta_transfer_function_with_base
.align 2
.global ft_closedloop_series
.type ft_closedloop_series, %function
ft_closedloop_series:
.LFB116:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
.cfi_def_cfa_register 29
str x19, [sp, 16]
sub sp, sp, #16
.cfi_offset 19, -112
str x0, [x29, 88]
str w1, [x29, 84]
str x2, [x29, 72]
str w3, [x29, 80]
str x4, [x29, 64]
str w5, [x29, 60]
str x6, [x29, 48]
str w7, [x29, 56]
ldr x0, [x29, 128]
str x0, [x29, 40]
ldr x0, [x29, 144]
str x0, [x29, 32]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 120]
mov x1, 0
mov x0, sp
mov x19, x0
ldr w1, [x29, 84]
ldr w0, [x29, 60]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 136]
ldr w1, [x29, 80]
ldr w0, [x29, 56]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 152]
ldr w0, [x29, 152]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 104]
sxtw x1, w0
mov x14, x1
mov x15, 0
lsr x1, x14, 58
lsl x11, x15, 6
orr x11, x1, x11
lsl x10, x14, 6
sxtw x1, w0
mov x12, x1
mov x13, 0
lsr x1, x12, 58
lsl x9, x13, 6
orr x9, x1, x9
lsl x8, x12, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L755:
cmp sp, x1
beq .L756
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L755
.L756:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L757
str xzr, [sp, 1024]
.L757:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 112]
ldr w5, [x29, 136]
ldr x4, [x29, 40]
ldr w3, [x29, 60]
ldr x2, [x29, 64]
ldr w1, [x29, 84]
ldr x0, [x29, 88]
bl poly_mult
ldr w5, [x29, 152]
ldr x4, [x29, 112]
ldr w3, [x29, 56]
ldr x2, [x29, 48]
ldr w1, [x29, 80]
ldr x0, [x29, 72]
bl poly_mult
ldr w5, [x29, 152]
ldr x4, [x29, 32]
ldr w3, [x29, 152]
ldr x2, [x29, 112]
ldr w1, [x29, 136]
ldr x0, [x29, 40]
bl poly_sum
mov sp, x19
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L758
bl __stack_chk_fail
.L758:
mov sp, x29
ldr x19, [sp, 16]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE116:
.size ft_closedloop_series, .-ft_closedloop_series
.align 2
.global ft_closedloop_sensitivity
.type ft_closedloop_sensitivity, %function
ft_closedloop_sensitivity:
.LFB117:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
.cfi_def_cfa_register 29
str x19, [sp, 16]
sub sp, sp, #16
.cfi_offset 19, -112
str x0, [x29, 88]
str w1, [x29, 84]
str x2, [x29, 72]
str w3, [x29, 80]
str x4, [x29, 64]
str w5, [x29, 60]
str x6, [x29, 48]
str w7, [x29, 56]
ldr x0, [x29, 128]
str x0, [x29, 40]
ldr x0, [x29, 144]
str x0, [x29, 32]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 120]
mov x1, 0
mov x0, sp
mov x19, x0
ldr w1, [x29, 84]
ldr w0, [x29, 60]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 100]
ldr w1, [x29, 80]
ldr w0, [x29, 56]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 152]
ldr w1, [x29, 80]
ldr w0, [x29, 56]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 136]
ldr w0, [x29, 100]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 104]
sxtw x1, w0
mov x14, x1
mov x15, 0
lsr x1, x14, 58
lsl x11, x15, 6
orr x11, x1, x11
lsl x10, x14, 6
sxtw x1, w0
mov x12, x1
mov x13, 0
lsr x1, x12, 58
lsl x9, x13, 6
orr x9, x1, x9
lsl x8, x12, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L760:
cmp sp, x1
beq .L761
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L760
.L761:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L762
str xzr, [sp, 1024]
.L762:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 112]
ldr w5, [x29, 136]
ldr x4, [x29, 40]
ldr w3, [x29, 56]
ldr x2, [x29, 48]
ldr w1, [x29, 80]
ldr x0, [x29, 72]
bl poly_mult
ldr w5, [x29, 100]
ldr x4, [x29, 112]
ldr w3, [x29, 60]
ldr x2, [x29, 64]
ldr w1, [x29, 84]
ldr x0, [x29, 88]
bl poly_mult
ldr w5, [x29, 152]
ldr x4, [x29, 32]
ldr w3, [x29, 100]
ldr x2, [x29, 112]
ldr w1, [x29, 136]
ldr x0, [x29, 40]
bl poly_sum
mov sp, x19
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L763
bl __stack_chk_fail
.L763:
mov sp, x29
ldr x19, [sp, 16]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE117:
.size ft_closedloop_sensitivity, .-ft_closedloop_sensitivity
.align 2
.global ft_closedloop_feedback
.type ft_closedloop_feedback, %function
ft_closedloop_feedback:
.LFB118:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
sub sp, sp, #16
.cfi_offset 19, -160
.cfi_offset 20, -152
.cfi_offset 21, -144
.cfi_offset 22, -136
.cfi_offset 23, -128
.cfi_offset 24, -120
str x0, [x29, 120]
str w1, [x29, 116]
str x2, [x29, 104]
str w3, [x29, 112]
str x4, [x29, 96]
str w5, [x29, 92]
str x6, [x29, 80]
str w7, [x29, 88]
ldr x0, [x29, 176]
str x0, [x29, 72]
ldr x0, [x29, 192]
str x0, [x29, 64]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 168]
mov x1, 0
mov x0, sp
mov x24, x0
ldr w1, [x29, 112]
ldr w0, [x29, 92]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 184]
ldr w1, [x29, 112]
ldr w0, [x29, 88]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 200]
ldr w1, [x29, 116]
ldr w0, [x29, 92]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 132]
ldr w0, [x29, 200]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 136]
sxtw x1, w0
mov x22, x1
mov x23, 0
lsr x1, x22, 58
lsl x15, x23, 6
orr x15, x1, x15
lsl x14, x22, 6
sxtw x1, w0
mov x20, x1
mov x21, 0
lsr x1, x20, 58
lsl x13, x21, 6
orr x13, x1, x13
lsl x12, x20, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L765:
cmp sp, x1
beq .L766
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L765
.L766:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L767
str xzr, [sp, 1024]
.L767:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 144]
ldr w0, [x29, 132]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 152]
sxtw x1, w0
mov x18, x1
mov x19, 0
lsr x1, x18, 58
lsl x11, x19, 6
orr x11, x1, x11
lsl x10, x18, 6
sxtw x1, w0
mov x16, x1
mov x17, 0
lsr x1, x16, 58
lsl x9, x17, 6
orr x9, x1, x9
lsl x8, x16, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L768:
cmp sp, x1
beq .L769
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L768
.L769:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L770
str xzr, [sp, 1024]
.L770:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 160]
ldr w5, [x29, 132]
ldr x4, [x29, 160]
ldr w3, [x29, 92]
ldr x2, [x29, 96]
ldr w1, [x29, 116]
ldr x0, [x29, 120]
bl poly_mult
ldr w5, [x29, 200]
ldr x4, [x29, 144]
ldr w3, [x29, 88]
ldr x2, [x29, 80]
ldr w1, [x29, 112]
ldr x0, [x29, 104]
bl poly_mult
ldr w5, [x29, 200]
ldr x4, [x29, 64]
ldr w3, [x29, 200]
ldr x2, [x29, 144]
ldr w1, [x29, 132]
ldr x0, [x29, 160]
bl poly_sum
ldr w5, [x29, 184]
ldr x4, [x29, 72]
ldr w3, [x29, 92]
ldr x2, [x29, 96]
ldr w1, [x29, 112]
ldr x0, [x29, 104]
bl poly_mult
mov sp, x24
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 168]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L771
bl __stack_chk_fail
.L771:
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE118:
.size ft_closedloop_feedback, .-ft_closedloop_feedback
.align 2
.global check_stability_closedloop
.type check_stability_closedloop, %function
check_stability_closedloop:
.LFB119:
.cfi_startproc
stp x29, x30, [sp, -224]!
.cfi_def_cfa_offset 224
.cfi_offset 29, -224
.cfi_offset 30, -216
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str d8, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -208
.cfi_offset 20, -200
.cfi_offset 21, -192
.cfi_offset 22, -184
.cfi_offset 23, -176
.cfi_offset 24, -168
.cfi_offset 25, -160
.cfi_offset 26, -152
.cfi_offset 72, -144
str x0, [x29, 136]
str w1, [x29, 132]
str x2, [x29, 120]
str w3, [x29, 128]
str x4, [x29, 112]
str w5, [x29, 108]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 216]
mov x1, 0
mov x0, sp
mov x26, x0
ldr w0, [x29, 132]
str w0, [x29, 148]
ldr w1, [x29, 132]
ldr w0, [x29, 132]
lsl w0, w0, 1
sub w2, w0, #1
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 176]
sxtw x0, w1
mov x24, x0
mov x25, 0
lsr x0, x24, 58
lsl x19, x25, 6
orr x19, x0, x19
lsl x18, x24, 6
sxtw x0, w1
lsl x19, x0, 3
sxtw x0, w2
sub x0, x0, #1
str x0, [x29, 184]
sxtw x0, w1
mov x12, x0
mov x13, 0
sxtw x0, w2
mov x10, x0
mov x11, 0
mul x3, x12, x10
umulh x0, x12, x10
madd x0, x13, x10, x0
madd x0, x12, x11, x0
mov x22, x3
mov x23, x0
lsr x0, x22, 58
lsl x17, x23, 6
orr x17, x0, x17
lsl x16, x22, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
sxtw x0, w2
mov x6, x0
mov x7, 0
mul x3, x8, x6
umulh x0, x8, x6
madd x0, x9, x6, x0
madd x0, x8, x7, x0
mov x20, x3
mov x21, x0
lsr x0, x20, 58
lsl x15, x21, 6
orr x15, x0, x15
lsl x14, x20, 6
sxtw x1, w1
sxtw x0, w2
mul x0, x1, x0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L773:
cmp sp, x1
beq .L774
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L773
.L774:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L775
str xzr, [sp, 1024]
.L775:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 192]
str wzr, [x29, 164]
ldr x0, [x29, 120]
str x0, [x29, 200]
ldr x0, [x29, 112]
str x0, [x29, 208]
str xzr, [x29, 168]
str wzr, [x29, 152]
b .L776
.L777:
ldrsw x0, [x29, 152]
lsl x0, x0, 3
ldr x1, [x29, 136]
add x0, x1, x0
ldr d0, [x0]
ldr d1, [x29, 168]
fadd d0, d1, d0
str d0, [x29, 168]
ldr w0, [x29, 152]
add w0, w0, 1
str w0, [x29, 152]
.L776:
ldr w1, [x29, 152]
ldr w0, [x29, 132]
cmp w1, w0
blt .L777
ldr d0, [x29, 168]
fcmpe d0, #0.0
cset w0, gt
and w0, w0, 255
bl __DSVERIFIER_assert
str xzr, [x29, 168]
str wzr, [x29, 152]
b .L778
.L779:
ldrsw x0, [x29, 152]
lsl x0, x0, 3
ldr x1, [x29, 136]
add x0, x1, x0
ldr d8, [x0]
ldr w0, [x29, 132]
sub w1, w0, #1
ldr w0, [x29, 152]
sub w0, w1, w0
scvtf d0, w0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmul d0, d8, d0
ldr d1, [x29, 168]
fadd d0, d1, d0
str d0, [x29, 168]
ldr w0, [x29, 152]
add w0, w0, 1
str w0, [x29, 152]
.L778:
ldr w1, [x29, 152]
ldr w0, [x29, 132]
cmp w1, w0
blt .L779
ldr w0, [x29, 132]
sub w0, w0, #1
scvtf d0, w0
fmov d1, d0
fmov d0, -1.0e+0
bl internal_pow
fmov d1, d0
ldr d0, [x29, 168]
fmul d0, d0, d1
str d0, [x29, 168]
ldr d0, [x29, 168]
fcmpe d0, #0.0
cset w0, gt
and w0, w0, 255
bl __DSVERIFIER_assert
ldrsw x0, [x29, 132]
lsl x0, x0, 3
sub x0, x0, #8
ldr x1, [x29, 136]
add x0, x1, x0
ldr d0, [x0]
bl internal_abs
fmov d1, d0
ldr x0, [x29, 136]
ldr d0, [x0]
fcmpe d1, d0
cset w0, mi
and w0, w0, 255
bl __DSVERIFIER_assert
str wzr, [x29, 152]
b .L780
.L792:
str wzr, [x29, 156]
b .L781
.L791:
lsr x1, x19, 3
ldr x0, [x29, 192]
ldrsw x2, [x29, 156]
ldrsw x3, [x29, 152]
mul x1, x3, x1
add x1, x2, x1
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 152]
cmp w0, 0
bne .L782
ldrsw x0, [x29, 156]
lsl x0, x0, 3
ldr x1, [x29, 136]
add x0, x1, x0
lsr x1, x19, 3
ldr d0, [x0]
ldr x0, [x29, 192]
ldrsw x2, [x29, 156]
ldrsw x3, [x29, 152]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
b .L783
.L782:
ldr w0, [x29, 152]
and w0, w0, 1
cmp w0, 0
beq .L784
str wzr, [x29, 160]
b .L785
.L786:
lsr x2, x19, 3
ldr w0, [x29, 152]
sub w4, w0, #1
ldr w1, [x29, 148]
ldr w0, [x29, 160]
sub w0, w1, w0
sub w3, w0, #1
lsr x1, x19, 3
ldr x0, [x29, 192]
sxtw x3, w3
sxtw x4, w4
mul x2, x4, x2
add x2, x3, x2
ldr d0, [x0, x2, lsl 3]
ldr x0, [x29, 192]
ldrsw x2, [x29, 160]
ldrsw x3, [x29, 152]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 160]
add w0, w0, 1
str w0, [x29, 160]
.L785:
ldr w1, [x29, 160]
ldr w0, [x29, 148]
cmp w1, w0
blt .L786
ldr w0, [x29, 148]
sub w0, w0, #1
str w0, [x29, 148]
ldr w0, [x29, 148]
str w0, [x29, 156]
b .L783
.L784:
lsr x1, x19, 3
ldr w0, [x29, 152]
sub w2, w0, #2
ldr x0, [x29, 192]
sxtw x2, w2
mul x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fcmpe d0, #0.0
cset w0, gt
and w0, w0, 255
bl __DSVERIFIER_assert
lsr x1, x19, 3
ldr w0, [x29, 152]
sub w3, w0, #2
ldr x0, [x29, 192]
ldrsw x2, [x29, 156]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d1, [x0, x1, lsl 3]
lsr x1, x19, 3
ldr w0, [x29, 152]
sub w3, w0, #2
ldr x0, [x29, 192]
ldrsw x2, [x29, 148]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d2, [x0, x1, lsl 3]
lsr x1, x19, 3
ldr w0, [x29, 152]
sub w2, w0, #2
ldr x0, [x29, 192]
sxtw x2, w2
mul x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fdiv d2, d2, d0
lsr x1, x19, 3
ldr w0, [x29, 152]
sub w3, w0, #1
ldr x0, [x29, 192]
ldrsw x2, [x29, 156]
sxtw x3, w3
mul x1, x3, x1
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
lsr x1, x19, 3
fsub d0, d1, d0
ldr x0, [x29, 192]
ldrsw x2, [x29, 156]
ldrsw x3, [x29, 152]
mul x1, x3, x1
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 192]
ldr d0, [x0]
fcmpe d0, #0.0
bge .L795
b .L787
.L795:
lsr x1, x19, 3
ldr x0, [x29, 192]
ldrsw x2, [x29, 152]
mul x1, x2, x1
ldr d0, [x0, x1, lsl 3]
fcmpe d0, #0.0
bge .L796
b .L787
.L796:
mov w0, 1
b .L790
.L787:
mov w0, 0
.L790:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
.L783:
ldr w0, [x29, 156]
add w0, w0, 1
str w0, [x29, 156]
.L781:
ldr w1, [x29, 156]
ldr w0, [x29, 148]
cmp w1, w0
blt .L791
ldr w0, [x29, 152]
add w0, w0, 1
str w0, [x29, 152]
.L780:
ldr w0, [x29, 132]
lsl w0, w0, 1
sub w0, w0, #1
ldr w1, [x29, 152]
cmp w1, w0
blt .L792
mov w0, 1
mov sp, x26
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 216]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L794
bl __stack_chk_fail
.L794:
mov w0, w1
mov sp, x29
ldr d8, [sp, 80]
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x29, x30, [sp], 224
.cfi_restore 30
.cfi_restore 29
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_restore 72
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE119:
.size check_stability_closedloop, .-check_stability_closedloop
.section .rodata
.align 3
.LC34:
.string "impl.frac_bits must be less than word width!"
.align 3
.LC35:
.string "impl.int_bits must be less than word width subtracted by precision!"
.align 3
.LC36:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/core/initialization.h"
.align 3
.LC37:
.string "0"
.text
.align 2
.global initialization
.type initialization, %function
initialization:
.LFB120:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
cmp w0, 31
ble .L798
adrp x0, .LC34
add x0, x0, :lo12:.LC34
bl puts
.L798:
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w2, 32
sub w0, w2, w0
cmp w1, w0
blt .L799
adrp x0, .LC35
add x0, x0, :lo12:.LC35
bl puts
adrp x0, __PRETTY_FUNCTION__.9
add x3, x0, :lo12:__PRETTY_FUNCTION__.9
mov w2, 33
adrp x0, .LC36
add x1, x0, :lo12:.LC36
adrp x0, .LC37
add x0, x0, :lo12:.LC37
bl __assert_fail
.L799:
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
cmp w0, 30
ble .L800
adrp x0, _fxp_one
add x0, x0, :lo12:_fxp_one
mov x1, 2147483647
str x1, [x0]
b .L801
.L800:
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 1
lsl w0, w1, w0
sxtw x1, w0
adrp x0, _fxp_one
add x0, x0, :lo12:_fxp_one
str x1, [x0]
.L801:
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
sxtw x1, w0
adrp x0, _fxp_half
add x0, x0, :lo12:_fxp_half
str x1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 1
lsl w0, w1, w0
neg w0, w0
sxtw x1, w0
adrp x0, _fxp_minus_one
add x0, x0, :lo12:_fxp_minus_one
str x1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0]
add w0, w1, w0
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
neg w0, w0
sxtw x1, w0
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
str x1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w1, [x0, 4]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0]
add w0, w1, w0
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
sub w0, w0, #1
sxtw x1, w0
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
str x1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 1
lsl w0, w1, w0
sub w0, w0, #1
sxtw x1, w0
adrp x0, _fxp_fmask
add x0, x0, :lo12:_fxp_fmask
str x1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 31
sub w0, w1, w0
mov w1, -2147483648
lsr w0, w1, w0
uxtw x1, w0
adrp x0, _fxp_imask
add x0, x0, :lo12:_fxp_imask
str x1, [x0]
adrp x0, _fxp_min
add x0, x0, :lo12:_fxp_min
ldr d0, [x0]
scvtf d0, d0
adrp x0, _dbl_min
add x0, x0, :lo12:_dbl_min
str d0, [x0]
adrp x0, _dbl_min
add x0, x0, :lo12:_dbl_min
ldr d1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 1
lsl w0, w1, w0
scvtf d0, w0
fdiv d0, d1, d0
adrp x0, _dbl_min
add x0, x0, :lo12:_dbl_min
str d0, [x0]
adrp x0, _fxp_max
add x0, x0, :lo12:_fxp_max
ldr d0, [x0]
scvtf d0, d0
adrp x0, _dbl_max
add x0, x0, :lo12:_dbl_max
str d0, [x0]
adrp x0, _dbl_max
add x0, x0, :lo12:_dbl_max
ldr d1, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 4]
mov w1, 1
lsl w0, w1, w0
scvtf d0, w0
fdiv d0, d1, d0
adrp x0, _dbl_max
add x0, x0, :lo12:_dbl_max
str d0, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 40]
cmp w0, 0
beq .L802
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 40]
cmp w0, 1
bne .L803
.L802:
adrp x0, impl
add x0, x0, :lo12:impl
mov w1, 1
str w1, [x0, 40]
b .L797
.L803:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
fcmp d0, #0.0
beq .L805
adrp x0, impl
add x0, x0, :lo12:impl
ldr d1, [x0, 16]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 40]
scvtf d0, w0
fdiv d0, d1, d0
adrp x0, impl
add x0, x0, :lo12:impl
str d0, [x0, 16]
.L805:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
fcmp d0, #0.0
beq .L797
adrp x0, impl
add x0, x0, :lo12:impl
ldr d1, [x0, 8]
adrp x0, impl
add x0, x0, :lo12:impl
ldr w0, [x0, 40]
scvtf d0, w0
fdiv d0, d1, d0
adrp x0, impl
add x0, x0, :lo12:impl
str d0, [x0, 8]
.L797:
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE120:
.size initialization, .-initialization
.align 2
.global double_state_space_representation
.type double_state_space_representation, %function
double_state_space_representation:
.LFB121:
.cfi_startproc
stp x29, x30, [sp, -288]!
.cfi_def_cfa_offset 288
.cfi_offset 29, -288
.cfi_offset 30, -280
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 280]
mov x1, 0
str wzr, [sp, 16]
b .L807
.L810:
str wzr, [sp, 20]
b .L808
.L809:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 24
str xzr, [x1, x0]
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 152
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L808:
ldr w0, [sp, 20]
cmp w0, 3
ble .L809
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L807:
ldr w0, [sp, 16]
cmp w0, 3
ble .L810
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 24
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 512
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 256
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 152
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 768
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 384
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 152
add x1, sp, 24
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 640
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 24
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 512
adrp x0, :got:_controller
ldr x4, [x0, #:got_lo12:_controller]
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 152
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 768
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 128
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
add x2, sp, 152
add x1, sp, 24
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 512
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr d0, [x0, 640]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 280]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L812
bl __stack_chk_fail
.L812:
ldp x29, x30, [sp], 288
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE121:
.size double_state_space_representation, .-double_state_space_representation
.align 2
.global fxp_state_space_representation
.type fxp_state_space_representation, %function
fxp_state_space_representation:
.LFB122:
.cfi_startproc
sub sp, sp, #1184
.cfi_def_cfa_offset 1184
stp x29, x30, [sp]
.cfi_offset 29, -1184
.cfi_offset 30, -1176
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 1176]
mov x1, 0
str wzr, [sp, 16]
b .L814
.L817:
str wzr, [sp, 20]
b .L815
.L816:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 24
str xzr, [x1, x0]
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 152
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L815:
ldr w0, [sp, 20]
cmp w0, 3
ble .L816
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L814:
ldr w0, [sp, 16]
cmp w0, 3
ble .L817
str wzr, [sp, 16]
b .L818
.L821:
str wzr, [sp, 20]
b .L819
.L820:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 280
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L819:
ldr w0, [sp, 20]
cmp w0, 3
ble .L820
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L818:
ldr w0, [sp, 16]
cmp w0, 3
ble .L821
str wzr, [sp, 16]
b .L822
.L825:
str wzr, [sp, 20]
b .L823
.L824:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 408
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L823:
ldr w0, [sp, 20]
cmp w0, 3
ble .L824
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L822:
ldr w0, [sp, 16]
cmp w0, 3
ble .L825
str wzr, [sp, 16]
b .L826
.L829:
str wzr, [sp, 20]
b .L827
.L828:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 536
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L827:
ldr w0, [sp, 20]
cmp w0, 3
ble .L828
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L826:
ldr w0, [sp, 16]
cmp w0, 3
ble .L829
str wzr, [sp, 16]
b .L830
.L833:
str wzr, [sp, 20]
b .L831
.L832:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 664
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L831:
ldr w0, [sp, 20]
cmp w0, 3
ble .L832
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L830:
ldr w0, [sp, 16]
cmp w0, 3
ble .L833
str wzr, [sp, 16]
b .L834
.L837:
str wzr, [sp, 20]
b .L835
.L836:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 792
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L835:
ldr w0, [sp, 20]
cmp w0, 3
ble .L836
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L834:
ldr w0, [sp, 16]
cmp w0, 3
ble .L837
str wzr, [sp, 16]
b .L838
.L841:
str wzr, [sp, 20]
b .L839
.L840:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 920
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L839:
ldr w0, [sp, 20]
cmp w0, 3
ble .L840
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L838:
ldr w0, [sp, 16]
cmp w0, 3
ble .L841
str wzr, [sp, 16]
b .L842
.L845:
str wzr, [sp, 20]
b .L843
.L844:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 1048
str xzr, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L843:
ldr w0, [sp, 20]
cmp w0, 3
ble .L844
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L842:
ldr w0, [sp, 16]
cmp w0, 3
ble .L845
str wzr, [sp, 16]
b .L846
.L849:
str wzr, [sp, 20]
b .L847
.L848:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 280
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L847:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 20]
cmp w1, w0
blt .L848
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L846:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L849
str wzr, [sp, 16]
b .L850
.L853:
str wzr, [sp, 20]
b .L851
.L852:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 16
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 408
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L851:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 20]
cmp w1, w0
blt .L852
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L850:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L853
str wzr, [sp, 16]
b .L854
.L857:
str wzr, [sp, 20]
b .L855
.L856:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 32
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 536
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L855:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 20]
cmp w1, w0
blt .L856
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L854:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L857
str wzr, [sp, 16]
b .L858
.L861:
str wzr, [sp, 20]
b .L859
.L860:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 664
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L859:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 20]
cmp w1, w0
blt .L860
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L858:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L861
str wzr, [sp, 16]
b .L862
.L865:
str wzr, [sp, 20]
b .L863
.L864:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 792
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L863:
ldr w0, [sp, 20]
cmp w0, 0
ble .L864
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L862:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L865
str wzr, [sp, 16]
b .L866
.L869:
str wzr, [sp, 20]
b .L867
.L868:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 96
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 920
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L867:
ldr w0, [sp, 20]
cmp w0, 0
ble .L868
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L866:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L869
str wzr, [sp, 16]
b .L870
.L873:
str wzr, [sp, 20]
b .L871
.L872:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 80
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 1048
str x2, [x1, x0]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L871:
ldr w0, [sp, 20]
cmp w0, 0
ble .L872
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L870:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L873
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
add x2, sp, 24
add x1, sp, 792
add x0, sp, 536
mov x6, x2
mov x5, x1
mov x4, x0
mov w3, 1
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w9, w0
add x2, sp, 152
add x1, sp, 920
add x0, sp, 664
mov x6, x2
mov x5, x1
mov x4, x0
mov w3, 1
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 1048
add x1, sp, 152
add x0, sp, 24
mov x4, x2
mov x3, x1
mov x2, x0
mov w1, 1
mov w0, w5
bl fxp_add_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
add x2, sp, 24
add x1, sp, 792
add x0, sp, 280
mov x6, x2
mov x5, x1
mov x4, x0
mov w3, 1
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w9, w0
add x2, sp, 152
add x1, sp, 920
add x0, sp, 408
mov x6, x2
mov x5, x1
mov x4, x0
mov w3, 1
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
add x2, sp, 792
add x1, sp, 152
add x0, sp, 24
mov x4, x2
mov x3, x1
mov x2, x0
mov w1, 1
mov w0, w5
bl fxp_add_matrix
str wzr, [sp, 16]
b .L874
.L877:
str wzr, [sp, 20]
b .L875
.L876:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 792
ldr x0, [x1, x0]
bl fxp_to_double
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L875:
ldr w0, [sp, 20]
cmp w0, 0
ble .L876
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L874:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L877
str wzr, [sp, 16]
b .L878
.L881:
str wzr, [sp, 20]
b .L879
.L880:
ldrsw x0, [sp, 20]
ldrsw x1, [sp, 16]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 1048
ldr x0, [x1, x0]
bl fxp_to_double
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 20]
ldrsw x2, [sp, 16]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 80
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 20]
add w0, w0, 1
str w0, [sp, 20]
.L879:
ldr w0, [sp, 20]
cmp w0, 0
ble .L880
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L878:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 16]
cmp w1, w0
blt .L881
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr d0, [x0, 640]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 1176]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L883
bl __stack_chk_fail
.L883:
ldp x29, x30, [sp]
add sp, sp, 1184
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE122:
.size fxp_state_space_representation, .-fxp_state_space_representation
.section .rodata
.align 3
.LC38:
.string "Warning: Function sinTyl from bmc/core/filter_functions.h: Precision must be a positive integer. Assuming 0 precision"
.align 3
.LC39:
.string "Warning: Function sinTyl from bmc/core/filter_functions.h: Precision representation exceeded. Assuming maximum precision of 6"
.text
.align 2
.global sinTyl
.type sinTyl, %function
sinTyl:
.LFB123:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str d0, [sp, 24]
str w0, [sp, 20]
ldr d0, [sp, 24]
fmul d0, d0, d0
str d0, [sp, 48]
ldr w0, [sp, 20]
cmp w0, 0
bge .L885
adrp x0, .LC38
add x0, x0, :lo12:.LC38
bl puts
str wzr, [sp, 20]
.L885:
ldr w0, [sp, 20]
cmp w0, 0
blt .L886
str xzr, [sp, 56]
ldr d0, [sp, 56]
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 0
ble .L886
ldr d0, [sp, 24]
str d0, [sp, 56]
ldr d1, [sp, 40]
ldr d0, [sp, 56]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 1
ble .L886
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
fmov d0, 6.0e+0
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 2
ble .L886
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 4638144666238189568
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 3
ble .L886
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 193514046488576
movk x0, 0x40b3, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 4
ble .L886
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 41781441855488
movk x0, 0x4116, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 5
ble .L886
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 9517647527936
movk x0, 0x4183, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 6
ble .L886
adrp x0, .LC39
add x0, x0, :lo12:.LC39
bl puts
.L886:
ldr d0, [sp, 40]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE123:
.size sinTyl, .-sinTyl
.section .rodata
.align 3
.LC40:
.string "Warning: Function cosTyl from bmc/core/filter_functions.h: Precision must be a positive integer. Assuming 0 precision"
.text
.align 2
.global cosTyl
.type cosTyl, %function
cosTyl:
.LFB124:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str d0, [sp, 24]
str w0, [sp, 20]
ldr d0, [sp, 24]
fmul d0, d0, d0
str d0, [sp, 48]
ldr w0, [sp, 20]
cmp w0, 0
bge .L889
adrp x0, .LC40
add x0, x0, :lo12:.LC40
bl puts
str wzr, [sp, 20]
.L889:
ldr w0, [sp, 20]
cmp w0, 0
blt .L890
str xzr, [sp, 56]
ldr d0, [sp, 56]
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 0
ble .L890
fmov d0, 1.0e+0
str d0, [sp, 56]
fmov d0, 1.0e+0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 1
ble .L890
ldr d0, [sp, 48]
str d0, [sp, 56]
fmov d0, 2.0e+0
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 2
ble .L890
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
fmov d0, 2.4e+1
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 3
ble .L890
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 140737488355328
movk x0, 0x4086, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 4
ble .L890
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 193514046488576
movk x0, 0x40e3, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 5
ble .L890
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
mov x0, 192964290674688
movk x0, 0x414b, lsl 48
fmov d1, x0
ldr d0, [sp, 56]
fdiv d0, d0, d1
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 6
ble .L890
adrp x0, .LC39
add x0, x0, :lo12:.LC39
bl puts
.L890:
ldr d0, [sp, 40]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE124:
.size cosTyl, .-cosTyl
.section .rodata
.align 3
.LC41:
.string "Warning: Function sinTyl from bmc/core/filter_functions.h: Precision representation exceeded. Assuming maximum precision of 4"
.text
.align 2
.global atanTyl
.type atanTyl, %function
atanTyl:
.LFB125:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str d0, [sp, 24]
str w0, [sp, 20]
ldr d0, [sp, 24]
fmul d0, d0, d0
str d0, [sp, 48]
ldr w0, [sp, 20]
cmp w0, 0
bge .L893
adrp x0, .LC38
add x0, x0, :lo12:.LC38
bl puts
str wzr, [sp, 20]
.L893:
ldr w0, [sp, 20]
cmp w0, 0
blt .L894
str xzr, [sp, 56]
ldr d0, [sp, 56]
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 0
ble .L894
ldr d0, [sp, 24]
str d0, [sp, 56]
ldr d0, [sp, 56]
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 1
ble .L894
ldr d0, [sp, 48]
str d0, [sp, 56]
fmov d0, 3.0e+0
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 2
ble .L894
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
fmov d0, 5.0e+0
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fadd d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 3
ble .L894
ldr d1, [sp, 56]
ldr d0, [sp, 48]
fmul d0, d1, d0
str d0, [sp, 56]
fmov d0, 7.0e+0
ldr d1, [sp, 56]
fdiv d0, d1, d0
ldr d1, [sp, 40]
fsub d0, d1, d0
str d0, [sp, 40]
ldr w0, [sp, 20]
cmp w0, 6
ble .L894
adrp x0, .LC41
add x0, x0, :lo12:.LC41
bl puts
.L894:
ldr d0, [sp, 40]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE125:
.size atanTyl, .-atanTyl
.align 2
.global sqrt1
.type sqrt1, %function
sqrt1:
.LFB126:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s1, [sp, 12]
fmov s0, 5.0e-1
fmul s0, s1, s0
str s0, [sp, 28]
ldr s0, [sp, 12]
str s0, [sp, 24]
ldr w0, [sp, 24]
asr w0, w0, 1
mov w1, 23007
movk w1, 0x5f37, lsl 16
sub w0, w1, w0
str w0, [sp, 24]
ldr s1, [sp, 24]
ldr s0, [sp, 12]
fmul s1, s1, s0
ldr s2, [sp, 24]
ldr s0, [sp, 28]
fmul s2, s2, s0
ldr s0, [sp, 24]
fmul s0, s2, s0
fmov s2, 1.5e+0
fsub s0, s2, s0
fmul s0, s1, s0
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE126:
.size sqrt1, .-sqrt1
.align 2
.global sqrt2
.type sqrt2, %function
sqrt2:
.LFB127:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s0, [sp, 12]
str s0, [sp, 24]
ldr w0, [sp, 24]
asr w1, w0, 1
mov w0, 532676608
add w0, w1, w0
str w0, [sp, 24]
ldr s0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE127:
.size sqrt2, .-sqrt2
.align 2
.global fabsolut
.type fabsolut, %function
fabsolut:
.LFB128:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str s0, [sp, 12]
ldr s0, [sp, 12]
fcmpe s0, #0.0
bmi .L904
b .L901
.L904:
ldr s0, [sp, 12]
fneg s0, s0
str s0, [sp, 12]
.L901:
ldr s0, [sp, 12]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE128:
.size fabsolut, .-fabsolut
.align 2
.type sqrt3, %function
sqrt3:
.LFB129:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str s0, [sp, 28]
fmov s0, 1.0e+1
ldr s1, [sp, 28]
fdiv s0, s1, s0
str s0, [sp, 32]
adrp x0, .LC42
ldr d0, [x0, #:lo12:.LC42]
str d0, [sp, 48]
str wzr, [sp, 40]
ldr s0, [sp, 28]
fcmp s0, #0.0
bne .L906
str wzr, [sp, 32]
b .L907
.L906:
mov w0, 1
str w0, [sp, 36]
b .L908
.L912:
ldr w0, [sp, 40]
cmp w0, 0
bne .L910
ldr s0, [sp, 32]
fmul s0, s0, s0
ldr s1, [sp, 28]
fsub s0, s1, s0
fcvt d1, s0
ldr s0, [sp, 32]
fcvt d0, s0
fadd d0, d0, d0
fdiv d0, d1, d0
fcvt s0, d0
str s0, [sp, 44]
ldr s1, [sp, 32]
ldr s0, [sp, 44]
fadd s0, s1, s0
str s0, [sp, 32]
ldr s0, [sp, 32]
fmul s0, s0, s0
ldr s1, [sp, 28]
fsub s0, s1, s0
fcvt d0, s0
str d0, [sp, 56]
ldr d0, [sp, 56]
fcvt s0, d0
bl fabsolut
fcvt d0, s0
ldr d1, [sp, 48]
fcmpe d1, d0
bge .L914
b .L910
.L914:
mov w0, 1
str w0, [sp, 40]
.L910:
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L908:
ldr w0, [sp, 36]
cmp w0, 19
ble .L912
.L907:
ldr s0, [sp, 32]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE129:
.size sqrt3, .-sqrt3
.align 2
.global verify_overflow
.type verify_overflow, %function
verify_overflow:
.LFB130:
.cfi_startproc
stp x29, x30, [sp, -496]!
.cfi_def_cfa_offset 496
.cfi_offset 29, -496
.cfi_offset 30, -488
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -480
.cfi_offset 20, -472
.cfi_offset 21, -464
.cfi_offset 22, -456
.cfi_offset 23, -448
.cfi_offset 24, -440
.cfi_offset 25, -432
.cfi_offset 26, -424
.cfi_offset 27, -416
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 488]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 360]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L916:
cmp sp, x0
beq .L917
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L916
.L917:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L918
str xzr, [sp, 1024]
.L918:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 368]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 376]
sxtw x0, w1
mov x14, x0
mov x15, 0
lsr x0, x14, 58
lsl x11, x15, 6
orr x11, x0, x11
lsl x10, x14, 6
sxtw x0, w1
mov x16, x0
mov x17, 0
lsr x0, x16, 58
lsl x13, x17, 6
orr x13, x0, x13
lsl x12, x16, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L919:
cmp sp, x0
beq .L920
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L919
.L920:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L921
str xzr, [sp, 1024]
.L921:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 384]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 368]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 384]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
bl fxp_double_to_fxp
str x0, [x29, 392]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
bl fxp_double_to_fxp
str x0, [x29, 400]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 408]
sxtw x0, w1
mov x24, x0
mov x25, 0
lsr x0, x24, 58
lsl x21, x25, 6
orr x21, x0, x21
lsl x20, x24, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x23, x27, 6
orr x23, x0, x23
lsl x22, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L922:
cmp sp, x0
beq .L923
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L922
.L923:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L924
str xzr, [sp, 1024]
.L924:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 416]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 424]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 344]
ldr x4, [x29, 344]
orr x0, x0, x4
str x0, [x29, 344]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 336]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 328]
ldr x4, [x29, 328]
orr x0, x0, x4
str x0, [x29, 328]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 320]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L925:
cmp sp, x1
beq .L926
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L925
.L926:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L927
str xzr, [sp, 1024]
.L927:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 432]
str wzr, [x29, 352]
b .L928
.L931:
ldr x0, [x29, 416]
ldrsw x1, [x29, 352]
str xzr, [x0, x1, lsl 3]
bl nondet_int
sxtw x2, w0
ldr x0, [x29, 432]
ldrsw x1, [x29, 352]
str x2, [x0, x1, lsl 3]
ldr x0, [x29, 432]
ldrsw x1, [x29, 352]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 392]
cmp x1, x0
bgt .L929
ldr x0, [x29, 432]
ldrsw x1, [x29, 352]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 400]
cmp x1, x0
blt .L929
mov w0, 1
b .L930
.L929:
mov w0, 0
.L930:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w0, [x29, 352]
add w0, w0, 1
str w0, [x29, 352]
.L928:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 352]
cmp w1, w0
blt .L931
str wzr, [x29, 356]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 356]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 440]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 312]
ldr x4, [x29, 312]
orr x1, x1, x4
str x1, [x29, 312]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 304]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 296]
ldr x4, [x29, 296]
orr x1, x1, x4
str x1, [x29, 296]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 288]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L932:
cmp sp, x1
beq .L933
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L932
.L933:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L934
str xzr, [sp, 1024]
.L934:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 448]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 456]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 280]
ldr x4, [x29, 280]
orr x1, x1, x4
str x1, [x29, 280]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 272]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 264]
ldr x4, [x29, 264]
orr x1, x1, x4
str x1, [x29, 264]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 256]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L935:
cmp sp, x1
beq .L936
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L935
.L936:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L937
str xzr, [sp, 1024]
.L937:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 464]
ldr w0, [x29, 356]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 472]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 248]
ldr x4, [x29, 248]
orr x1, x1, x4
str x1, [x29, 248]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 240]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 232]
ldr x4, [x29, 232]
orr x1, x1, x4
str x1, [x29, 232]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 224]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L938:
cmp sp, x1
beq .L939
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L938
.L939:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L940
str xzr, [sp, 1024]
.L940:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 480]
str wzr, [x29, 352]
b .L941
.L942:
ldr x0, [x29, 448]
ldrsw x1, [x29, 352]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 352]
add w0, w0, 1
str w0, [x29, 352]
.L941:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w1, [x29, 352]
cmp w1, w0
blt .L942
str wzr, [x29, 352]
b .L943
.L944:
ldr x0, [x29, 464]
ldrsw x1, [x29, 352]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 352]
add w0, w0, 1
str w0, [x29, 352]
.L943:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [x29, 352]
cmp w1, w0
blt .L944
str wzr, [x29, 352]
b .L945
.L946:
ldr x0, [x29, 480]
ldrsw x1, [x29, 352]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 352]
add w0, w0, 1
str w0, [x29, 352]
.L945:
ldr w1, [x29, 352]
ldr w0, [x29, 356]
cmp w1, w0
blt .L946
str wzr, [x29, 352]
b .L947
.L948:
ldr x0, [x29, 432]
ldrsw x1, [x29, 352]
ldr x1, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w2, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w5, w0
mov w4, w2
ldr x3, [x29, 384]
ldr x2, [x29, 368]
ldr x0, [x29, 480]
bl fxp_transposed_direct_form_2
mov x2, x0
ldr x0, [x29, 416]
ldrsw x1, [x29, 352]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 352]
add w0, w0, 1
str w0, [x29, 352]
.L947:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 352]
cmp w1, w0
blt .L948
adrp x0, overflow_mode
add x0, x0, :lo12:overflow_mode
mov w1, 1
str w1, [x0]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
mov w1, w0
ldr x0, [x29, 416]
bl fxp_verify_overflow_array
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 488]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L950
bl __stack_chk_fail
.L950:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 496
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE130:
.size verify_overflow, .-verify_overflow
.section .rodata
.align 3
.LC43:
.string "#matrix STATES -------------------------------"
.align 3
.LC44:
.string "#matrix OUTPUTS -------------------------------"
.align 3
.LC45:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_limit_cycle.h"
.text
.align 2
.global verify_limit_cycle_state_space
.type verify_limit_cycle_state_space, %function
verify_limit_cycle_state_space:
.LFB131:
.cfi_startproc
sub sp, sp, #560
.cfi_def_cfa_offset 560
stp x29, x30, [sp]
.cfi_offset 29, -560
.cfi_offset 30, -552
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 552]
mov x1, 0
str wzr, [sp, 32]
b .L952
.L955:
str wzr, [sp, 28]
b .L953
.L954:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 32]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 32]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 32]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 32]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L953:
ldr w0, [sp, 28]
cmp w0, 3
ble .L954
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L952:
ldr w0, [sp, 32]
cmp w0, 3
ble .L955
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 296
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 512
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 256
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 424
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 768
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 384
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 424
add x1, sp, 296
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 640
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
str wzr, [sp, 24]
mov w0, 1
str w0, [sp, 32]
b .L956
.L961:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 296
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 512
adrp x0, :got:_controller
ldr x4, [x0, #:got_lo12:_controller]
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 424
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 768
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 128
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
add x2, sp, 424
add x1, sp, 296
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 512
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 296
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 512
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 256
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 424
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 768
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 384
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 424
add x1, sp, 296
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x4, x0, 640
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
str wzr, [sp, 36]
b .L957
.L958:
adrp x0, :got:_controller
ldr x1, [x0, #:got_lo12:_controller]
ldrsw x0, [sp, 36]
add x0, x0, 16
lsl x0, x0, 5
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 24]
ldrsw x1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str d0, [x1, x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L957:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 36]
cmp w1, w0
blt .L958
str wzr, [sp, 36]
b .L959
.L960:
adrp x0, :got:_controller
ldr x1, [x0, #:got_lo12:_controller]
ldrsw x0, [sp, 36]
add x0, x0, 20
lsl x0, x0, 5
add x0, x1, x0
ldr d0, [x0]
ldrsw x0, [sp, 24]
ldrsw x1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str d0, [x1, x0]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L959:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 36]
cmp w1, w0
blt .L960
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L956:
ldr w0, [sp, 32]
cmp w0, 0
blt .L961
adrp x0, .LC43
add x0, x0, :lo12:.LC43
bl printf
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
add x0, sp, 40
mov w2, 0
bl print_matrix
adrp x0, .LC44
add x0, x0, :lo12:.LC44
bl printf
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
add x0, sp, 168
mov w2, 0
bl print_matrix
adrp x0, __PRETTY_FUNCTION__.8
add x3, x0, :lo12:__PRETTY_FUNCTION__.8
mov w2, 93
adrp x0, .LC45
add x1, x0, :lo12:.LC45
adrp x0, .LC37
add x0, x0, :lo12:.LC37
bl __assert_fail
.cfi_endproc
.LFE131:
.size verify_limit_cycle_state_space, .-verify_limit_cycle_state_space
.section .rodata
.align 3
.LC46:
.string "X_SIZE must be at least 2 * ds.a_size"
.text
.align 2
.global verify_limit_cycle
.type verify_limit_cycle, %function
verify_limit_cycle:
.LFB132:
.cfi_startproc
sub sp, sp, #816
.cfi_def_cfa_offset 816
stp x29, x30, [sp, 16]
.cfi_offset 29, -800
.cfi_offset 30, -792
add x29, sp, 16
.cfi_def_cfa 29, 800
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
.cfi_offset 19, -784
.cfi_offset 20, -776
.cfi_offset 21, -768
.cfi_offset 22, -760
.cfi_offset 23, -752
.cfi_offset 24, -744
.cfi_offset 25, -736
.cfi_offset 26, -728
.cfi_offset 27, -720
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 792]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, overflow_mode
add x1, x0, :lo12:overflow_mode
mov w0, 3
str w0, [x1]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
lsl w0, w0, 1
str w0, [x29, 620]
adrp x0, .LC46
add x0, x0, :lo12:.LC46
bl printf
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 620]
cmp w0, w1
cset w0, le
and w0, w0, 255
bl __DSVERIFIER_assert
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 632]
sxtw x0, w1
mov x22, x0
mov x23, 0
lsr x0, x22, 58
lsl x21, x23, 6
orr x21, x0, x21
lsl x20, x22, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x25, x27, 6
orr x25, x0, x25
lsl x24, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L964:
cmp sp, x0
beq .L965
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L964
.L965:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L966
str xzr, [sp, 1024]
.L966:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 640]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 648]
sxtw x0, w1
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x2, x3, [x29, 336]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 600]
ldr x4, [x29, 600]
orr x0, x0, x4
str x0, [x29, 600]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 592]
sxtw x0, w1
str x0, [x29, 320]
str xzr, [x29, 328]
ldp x2, x3, [x29, 320]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 584]
ldr x4, [x29, 584]
orr x0, x0, x4
str x0, [x29, 584]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 576]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L967:
cmp sp, x0
beq .L968
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L967
.L968:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L969
str xzr, [sp, 1024]
.L969:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 656]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 640]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 656]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 664]
sxtw x0, w1
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x2, x3, [x29, 304]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 568]
ldr x4, [x29, 568]
orr x0, x0, x4
str x0, [x29, 568]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 560]
sxtw x0, w1
str x0, [x29, 288]
str xzr, [x29, 296]
ldp x2, x3, [x29, 288]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 552]
ldr x4, [x29, 552]
orr x0, x0, x4
str x0, [x29, 552]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 544]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L970:
cmp sp, x0
beq .L971
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L970
.L971:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L972
str xzr, [sp, 1024]
.L972:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 672]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 680]
sxtw x0, w1
str x0, [x29, 272]
str xzr, [x29, 280]
ldp x2, x3, [x29, 272]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 536]
ldr x4, [x29, 536]
orr x0, x0, x4
str x0, [x29, 536]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 528]
sxtw x0, w1
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x2, x3, [x29, 256]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 520]
ldr x4, [x29, 520]
orr x0, x0, x4
str x0, [x29, 520]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 512]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L973:
cmp sp, x0
beq .L974
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L973
.L974:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L975
str xzr, [sp, 1024]
.L975:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 688]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
bl fxp_double_to_fxp
str x0, [x29, 696]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
bl fxp_double_to_fxp
str x0, [x29, 704]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 712]
sxtw x0, w1
str x0, [x29, 240]
str xzr, [x29, 248]
ldp x2, x3, [x29, 240]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 504]
ldr x4, [x29, 504]
orr x0, x0, x4
str x0, [x29, 504]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 496]
sxtw x0, w1
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x2, x3, [x29, 224]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 488]
ldr x4, [x29, 488]
orr x0, x0, x4
str x0, [x29, 488]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 480]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L976:
cmp sp, x0
beq .L977
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L976
.L977:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L978
str xzr, [sp, 1024]
.L978:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 720]
bl nondet_int
str w0, [x29, 624]
ldrsw x1, [x29, 624]
ldr x0, [x29, 696]
cmp x0, x1
bgt .L979
ldrsw x1, [x29, 624]
ldr x0, [x29, 704]
cmp x0, x1
blt .L979
mov w0, 1
b .L980
.L979:
mov w0, 0
.L980:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [x29, 616]
b .L981
.L982:
ldrsw x2, [x29, 624]
ldr x1, [x29, 688]
ldrsw x0, [x29, 616]
str x2, [x1, x0, lsl 3]
ldr x1, [x29, 672]
ldrsw x0, [x29, 616]
str xzr, [x1, x0, lsl 3]
ldr w0, [x29, 616]
add w0, w0, 1
str w0, [x29, 616]
.L981:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 616]
cmp w0, w1
blt .L982
str wzr, [x29, 616]
b .L983
.L984:
ldrsw x2, [x29, 624]
ldr x1, [x29, 720]
ldrsw x0, [x29, 616]
str x2, [x1, x0, lsl 3]
ldr w0, [x29, 616]
add w0, w0, 1
str w0, [x29, 616]
.L983:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
ldr w0, [x29, 616]
cmp w0, w1
blt .L984
str wzr, [x29, 628]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 628]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 728]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 472]
ldr x4, [x29, 472]
orr x0, x0, x4
str x0, [x29, 472]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 464]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 456]
ldr x4, [x29, 456]
orr x0, x0, x4
str x0, [x29, 456]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 448]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L985:
cmp sp, x1
beq .L986
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L985
.L986:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L987
str xzr, [sp, 1024]
.L987:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 736]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 744]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 440]
ldr x4, [x29, 440]
orr x1, x1, x4
str x1, [x29, 440]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 432]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 424]
ldr x4, [x29, 424]
orr x1, x1, x4
str x1, [x29, 424]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 416]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L988:
cmp sp, x1
beq .L989
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L988
.L989:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L990
str xzr, [sp, 1024]
.L990:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 752]
ldr w0, [x29, 628]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 760]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 408]
ldr x4, [x29, 408]
orr x1, x1, x4
str x1, [x29, 408]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 400]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 392]
ldr x4, [x29, 392]
orr x1, x1, x4
str x1, [x29, 392]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 384]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L991:
cmp sp, x1
beq .L992
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L991
.L992:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L993
str xzr, [sp, 1024]
.L993:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 768]
ldr w0, [x29, 628]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 776]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 376]
ldr x4, [x29, 376]
orr x1, x1, x4
str x1, [x29, 376]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 368]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 360]
ldr x4, [x29, 360]
orr x1, x1, x4
str x1, [x29, 360]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 352]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L994:
cmp sp, x1
beq .L995
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L994
.L995:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L996
str xzr, [sp, 1024]
.L996:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 784]
str wzr, [x29, 616]
b .L997
.L1000:
bl nondet_int
sxtw x2, w0
ldr x0, [x29, 768]
ldrsw x1, [x29, 616]
str x2, [x0, x1, lsl 3]
ldr x0, [x29, 768]
ldrsw x1, [x29, 616]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 696]
cmp x1, x0
bgt .L998
ldr x0, [x29, 768]
ldrsw x1, [x29, 616]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 704]
cmp x1, x0
blt .L998
mov w0, 1
b .L999
.L998:
mov w0, 0
.L999:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr x0, [x29, 768]
ldrsw x1, [x29, 616]
ldr x2, [x0, x1, lsl 3]
ldr x0, [x29, 784]
ldrsw x1, [x29, 616]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 616]
add w0, w0, 1
str w0, [x29, 616]
.L997:
ldr w1, [x29, 616]
ldr w0, [x29, 628]
cmp w1, w0
blt .L1000
str wzr, [x29, 616]
b .L1001
.L1002:
ldr x0, [x29, 688]
ldrsw x1, [x29, 616]
ldr x1, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w2, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w5, w0
mov w4, w2
ldr x3, [x29, 656]
ldr x2, [x29, 640]
ldr x0, [x29, 768]
bl fxp_transposed_direct_form_2
mov x2, x0
ldr x0, [x29, 672]
ldrsw x1, [x29, 616]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 616]
add w0, w0, 1
str w0, [x29, 616]
.L1001:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 616]
cmp w1, w0
blt .L1002
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
mov w1, w0
ldr x0, [x29, 672]
bl fxp_check_persistent_limit_cycle
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 792]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1004
bl __stack_chk_fail
.L1004:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 816
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 816
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE132:
.size verify_limit_cycle, .-verify_limit_cycle
.align 2
.global verify_error
.type verify_error, %function
verify_error:
.LFB133:
.cfi_startproc
sub sp, sp, #1728
.cfi_def_cfa_offset 1728
stp x29, x30, [sp, 16]
.cfi_offset 29, -1712
.cfi_offset 30, -1704
add x29, sp, 16
.cfi_def_cfa 29, 1712
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
str d8, [sp, 104]
.cfi_offset 19, -1696
.cfi_offset 20, -1688
.cfi_offset 21, -1680
.cfi_offset 22, -1672
.cfi_offset 23, -1664
.cfi_offset 24, -1656
.cfi_offset 25, -1648
.cfi_offset 26, -1640
.cfi_offset 27, -1632
.cfi_offset 72, -1624
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 1704]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, overflow_mode
add x1, x0, :lo12:overflow_mode
mov w0, 2
str w0, [x1]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 688]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1006:
cmp sp, x0
beq .L1007
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1006
.L1007:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1008
str xzr, [sp, 1024]
.L1008:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 696]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 704]
sxtw x0, w1
mov x14, x0
mov x15, 0
lsr x0, x14, 58
lsl x11, x15, 6
orr x11, x0, x11
lsl x10, x14, 6
sxtw x0, w1
mov x16, x0
mov x17, 0
lsr x0, x16, 58
lsl x13, x17, 6
orr x13, x0, x13
lsl x12, x16, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1009:
cmp sp, x0
beq .L1010
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1009
.L1010:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1011
str xzr, [sp, 1024]
.L1011:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 712]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 696]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 712]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
bl fxp_double_to_fxp
str x0, [x29, 720]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
bl fxp_double_to_fxp
str x0, [x29, 728]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 736]
sxtw x0, w1
mov x24, x0
mov x25, 0
lsr x0, x24, 58
lsl x21, x25, 6
orr x21, x0, x21
lsl x20, x24, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x23, x27, 6
orr x23, x0, x23
lsl x22, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1012:
cmp sp, x0
beq .L1013
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1012
.L1013:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1014
str xzr, [sp, 1024]
.L1014:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 744]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 752]
sxtw x0, w1
str x0, [x29, 368]
str xzr, [x29, 376]
ldp x2, x3, [x29, 368]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 664]
ldr x4, [x29, 664]
orr x0, x0, x4
str x0, [x29, 664]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 656]
sxtw x0, w1
str x0, [x29, 352]
str xzr, [x29, 360]
ldp x2, x3, [x29, 352]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 648]
ldr x4, [x29, 648]
orr x0, x0, x4
str x0, [x29, 648]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 640]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1015:
cmp sp, x0
beq .L1016
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1015
.L1016:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1017
str xzr, [sp, 1024]
.L1017:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 760]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 768]
sxtw x0, w1
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x2, x3, [x29, 336]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 632]
ldr x4, [x29, 632]
orr x0, x0, x4
str x0, [x29, 632]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 624]
sxtw x0, w1
str x0, [x29, 320]
str xzr, [x29, 328]
ldp x2, x3, [x29, 320]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 616]
ldr x4, [x29, 616]
orr x0, x0, x4
str x0, [x29, 616]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 608]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1018:
cmp sp, x0
beq .L1019
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1018
.L1019:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1020
str xzr, [sp, 1024]
.L1020:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 776]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 784]
sxtw x0, w1
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x2, x3, [x29, 304]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 600]
ldr x4, [x29, 600]
orr x0, x0, x4
str x0, [x29, 600]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 592]
sxtw x0, w1
str x0, [x29, 288]
str xzr, [x29, 296]
ldp x2, x3, [x29, 288]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 584]
ldr x4, [x29, 584]
orr x0, x0, x4
str x0, [x29, 584]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 576]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1021:
cmp sp, x0
beq .L1022
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1021
.L1022:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1023
str xzr, [sp, 1024]
.L1023:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 792]
str wzr, [x29, 684]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 684]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 800]
sxtw x0, w1
str x0, [x29, 272]
str xzr, [x29, 280]
ldp x2, x3, [x29, 272]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 568]
ldr x4, [x29, 568]
orr x0, x0, x4
str x0, [x29, 568]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 560]
sxtw x0, w1
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x2, x3, [x29, 256]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 552]
ldr x4, [x29, 552]
orr x0, x0, x4
str x0, [x29, 552]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 544]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1024:
cmp sp, x0
beq .L1025
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1024
.L1025:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1026
str xzr, [sp, 1024]
.L1026:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 808]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 816]
sxtw x0, w1
str x0, [x29, 240]
str xzr, [x29, 248]
ldp x2, x3, [x29, 240]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 536]
ldr x4, [x29, 536]
orr x0, x0, x4
str x0, [x29, 536]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 528]
sxtw x0, w1
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x2, x3, [x29, 224]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 520]
ldr x4, [x29, 520]
orr x0, x0, x4
str x0, [x29, 520]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 512]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1027:
cmp sp, x0
beq .L1028
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1027
.L1028:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1029
str xzr, [sp, 1024]
.L1029:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 824]
ldr w1, [x29, 684]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 832]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 504]
ldr x4, [x29, 504]
orr x0, x0, x4
str x0, [x29, 504]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 496]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 488]
ldr x4, [x29, 488]
orr x0, x0, x4
str x0, [x29, 488]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 480]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1030:
cmp sp, x1
beq .L1031
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1030
.L1031:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1032
str xzr, [sp, 1024]
.L1032:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 840]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 848]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 472]
ldr x4, [x29, 472]
orr x1, x1, x4
str x1, [x29, 472]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 464]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 456]
ldr x4, [x29, 456]
orr x1, x1, x4
str x1, [x29, 456]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 448]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1033:
cmp sp, x1
beq .L1034
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1033
.L1034:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1035
str xzr, [sp, 1024]
.L1035:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 856]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 864]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 440]
ldr x4, [x29, 440]
orr x1, x1, x4
str x1, [x29, 440]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 432]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 424]
ldr x4, [x29, 424]
orr x1, x1, x4
str x1, [x29, 424]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 416]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1036:
cmp sp, x1
beq .L1037
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1036
.L1037:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1038
str xzr, [sp, 1024]
.L1038:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 872]
ldr w0, [x29, 684]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 880]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 408]
ldr x4, [x29, 408]
orr x1, x1, x4
str x1, [x29, 408]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 400]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 392]
ldr x4, [x29, 392]
orr x1, x1, x4
str x1, [x29, 392]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 384]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1039:
cmp sp, x1
beq .L1040
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1039
.L1040:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1041
str xzr, [sp, 1024]
.L1041:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 888]
str wzr, [x29, 680]
b .L1042
.L1043:
ldr x0, [x29, 808]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr x0, [x29, 856]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 680]
add w0, w0, 1
str w0, [x29, 680]
.L1042:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w1, [x29, 680]
cmp w1, w0
blt .L1043
str wzr, [x29, 680]
b .L1044
.L1045:
ldr x0, [x29, 824]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr x0, [x29, 872]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 680]
add w0, w0, 1
str w0, [x29, 680]
.L1044:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [x29, 680]
cmp w1, w0
blt .L1045
str wzr, [x29, 680]
b .L1046
.L1047:
ldr x0, [x29, 840]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr x0, [x29, 888]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 680]
add w0, w0, 1
str w0, [x29, 680]
.L1046:
ldr w1, [x29, 680]
ldr w0, [x29, 684]
cmp w1, w0
blt .L1047
str wzr, [x29, 680]
b .L1048
.L1051:
ldr x0, [x29, 744]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
bl nondet_int
sxtw x2, w0
ldr x0, [x29, 760]
ldrsw x1, [x29, 680]
str x2, [x0, x1, lsl 3]
ldr x0, [x29, 760]
ldrsw x1, [x29, 680]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 720]
cmp x1, x0
bgt .L1049
ldr x0, [x29, 760]
ldrsw x1, [x29, 680]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 728]
cmp x1, x0
blt .L1049
mov w0, 1
b .L1050
.L1049:
mov w0, 0
.L1050:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr x0, [x29, 776]
ldrsw x1, [x29, 680]
str xzr, [x0, x1, lsl 3]
ldr x0, [x29, 760]
ldrsw x1, [x29, 680]
ldr x0, [x0, x1, lsl 3]
bl fxp_to_double
ldr x0, [x29, 792]
ldrsw x1, [x29, 680]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 680]
add w0, w0, 1
str w0, [x29, 680]
.L1048:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 680]
cmp w1, w0
blt .L1051
str wzr, [x29, 680]
b .L1052
.L1057:
ldr x0, [x29, 760]
ldrsw x1, [x29, 680]
ldr x1, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w2, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w5, w0
mov w4, w2
ldr x3, [x29, 712]
ldr x2, [x29, 696]
ldr x0, [x29, 840]
bl fxp_transposed_direct_form_2
mov x2, x0
ldr x0, [x29, 744]
ldrsw x1, [x29, 680]
str x2, [x0, x1, lsl 3]
ldr x0, [x29, 792]
ldrsw x1, [x29, 680]
ldr d0, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w4, w0
mov w3, w1
adrp x0, ds+808
add x2, x0, :lo12:ds+808
adrp x0, ds
add x1, x0, :lo12:ds
ldr x0, [x29, 888]
bl double_transposed_direct_form_2
ldr x0, [x29, 776]
ldrsw x1, [x29, 680]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 776]
ldrsw x1, [x29, 680]
ldr d8, [x0, x1, lsl 3]
ldr x0, [x29, 744]
ldrsw x1, [x29, 680]
ldr x0, [x0, x1, lsl 3]
bl fxp_to_double
fsub d0, d8, d0
str d0, [x29, 896]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 48]
ldr d1, [x29, 896]
fcmpe d1, d0
bmi .L1060
b .L1053
.L1060:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 48]
fneg d0, d0
ldr d1, [x29, 896]
fcmpe d1, d0
bgt .L1061
b .L1053
.L1061:
mov w0, 1
b .L1056
.L1053:
mov w0, 0
.L1056:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
ldr w0, [x29, 680]
add w0, w0, 1
str w0, [x29, 680]
.L1052:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 680]
cmp w1, w0
blt .L1057
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 1704]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1059
bl __stack_chk_fail
.L1059:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 1728
ldr d8, [sp, 104]
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 1728
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE133:
.size verify_error, .-verify_error
.section .rodata
.align 3
.LC47:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_zero_input_limit_cycle.h"
.align 3
.LC48:
.string "X_SIZE_VALUE >= Set_xsize_at_least_two_times_Na"
.text
.align 2
.global verify_zero_input_limit_cycle
.type verify_zero_input_limit_cycle, %function
verify_zero_input_limit_cycle:
.LFB134:
.cfi_startproc
sub sp, sp, #816
.cfi_def_cfa_offset 816
stp x29, x30, [sp, 16]
.cfi_offset 29, -800
.cfi_offset 30, -792
add x29, sp, 16
.cfi_def_cfa 29, 800
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
.cfi_offset 19, -784
.cfi_offset 20, -776
.cfi_offset 21, -768
.cfi_offset 22, -760
.cfi_offset 23, -752
.cfi_offset 24, -744
.cfi_offset 25, -736
.cfi_offset 26, -728
.cfi_offset 27, -720
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 792]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, overflow_mode
add x1, x0, :lo12:overflow_mode
mov w0, 3
str w0, [x1]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
lsl w0, w0, 1
str w0, [x29, 624]
adrp x0, .LC46
add x0, x0, :lo12:.LC46
bl printf
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 624]
cmp w0, w1
ble .L1063
adrp x0, __PRETTY_FUNCTION__.7
add x3, x0, :lo12:__PRETTY_FUNCTION__.7
mov w2, 23
adrp x0, .LC47
add x1, x0, :lo12:.LC47
adrp x0, .LC48
add x0, x0, :lo12:.LC48
bl __assert_fail
.L1063:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 632]
sxtw x0, w1
mov x22, x0
mov x23, 0
lsr x0, x22, 58
lsl x21, x23, 6
orr x21, x0, x21
lsl x20, x22, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x25, x27, 6
orr x25, x0, x25
lsl x24, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1064:
cmp sp, x0
beq .L1065
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1064
.L1065:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1066
str xzr, [sp, 1024]
.L1066:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 640]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 648]
sxtw x0, w1
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x2, x3, [x29, 336]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 600]
ldr x4, [x29, 600]
orr x0, x0, x4
str x0, [x29, 600]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 592]
sxtw x0, w1
str x0, [x29, 320]
str xzr, [x29, 328]
ldp x2, x3, [x29, 320]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 584]
ldr x4, [x29, 584]
orr x0, x0, x4
str x0, [x29, 584]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 576]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1067:
cmp sp, x0
beq .L1068
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1067
.L1068:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1069
str xzr, [sp, 1024]
.L1069:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 656]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 640]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 656]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
bl fxp_double_to_fxp
str x0, [x29, 664]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
bl fxp_double_to_fxp
str x0, [x29, 672]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 680]
sxtw x0, w1
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x2, x3, [x29, 304]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 568]
ldr x4, [x29, 568]
orr x0, x0, x4
str x0, [x29, 568]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 560]
sxtw x0, w1
str x0, [x29, 288]
str xzr, [x29, 296]
ldp x2, x3, [x29, 288]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 552]
ldr x4, [x29, 552]
orr x0, x0, x4
str x0, [x29, 552]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 544]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1070:
cmp sp, x0
beq .L1071
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1070
.L1071:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1072
str xzr, [sp, 1024]
.L1072:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 688]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 696]
sxtw x0, w1
str x0, [x29, 272]
str xzr, [x29, 280]
ldp x2, x3, [x29, 272]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 536]
ldr x4, [x29, 536]
orr x0, x0, x4
str x0, [x29, 536]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 528]
sxtw x0, w1
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x2, x3, [x29, 256]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 520]
ldr x4, [x29, 520]
orr x0, x0, x4
str x0, [x29, 520]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 512]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1073:
cmp sp, x0
beq .L1074
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1073
.L1074:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1075
str xzr, [sp, 1024]
.L1075:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 704]
str wzr, [x29, 620]
b .L1076
.L1077:
ldr x1, [x29, 688]
ldrsw x0, [x29, 620]
str xzr, [x1, x0, lsl 3]
ldr x1, [x29, 704]
ldrsw x0, [x29, 620]
str xzr, [x1, x0, lsl 3]
ldr w0, [x29, 620]
add w0, w0, 1
str w0, [x29, 620]
.L1076:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 620]
cmp w0, w1
blt .L1077
str wzr, [x29, 628]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 628]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 712]
sxtw x0, w1
str x0, [x29, 240]
str xzr, [x29, 248]
ldp x2, x3, [x29, 240]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 504]
ldr x4, [x29, 504]
orr x0, x0, x4
str x0, [x29, 504]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 496]
sxtw x0, w1
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x2, x3, [x29, 224]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 488]
ldr x4, [x29, 488]
orr x0, x0, x4
str x0, [x29, 488]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 480]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1078:
cmp sp, x0
beq .L1079
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1078
.L1079:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1080
str xzr, [sp, 1024]
.L1080:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 720]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 728]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 472]
ldr x4, [x29, 472]
orr x0, x0, x4
str x0, [x29, 472]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 464]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 456]
ldr x4, [x29, 456]
orr x0, x0, x4
str x0, [x29, 456]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 448]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1081:
cmp sp, x1
beq .L1082
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1081
.L1082:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1083
str xzr, [sp, 1024]
.L1083:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 736]
ldr w0, [x29, 628]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 744]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 440]
ldr x4, [x29, 440]
orr x1, x1, x4
str x1, [x29, 440]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 432]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 424]
ldr x4, [x29, 424]
orr x1, x1, x4
str x1, [x29, 424]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 416]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1084:
cmp sp, x1
beq .L1085
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1084
.L1085:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1086
str xzr, [sp, 1024]
.L1086:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 752]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 760]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 408]
ldr x4, [x29, 408]
orr x1, x1, x4
str x1, [x29, 408]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 400]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 392]
ldr x4, [x29, 392]
orr x1, x1, x4
str x1, [x29, 392]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 384]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1087:
cmp sp, x1
beq .L1088
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1087
.L1088:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1089
str xzr, [sp, 1024]
.L1089:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 768]
ldr w0, [x29, 628]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 776]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 376]
ldr x4, [x29, 376]
orr x1, x1, x4
str x1, [x29, 376]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 368]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 360]
ldr x4, [x29, 360]
orr x1, x1, x4
str x1, [x29, 360]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 352]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1090:
cmp sp, x1
beq .L1091
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1090
.L1091:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1092
str xzr, [sp, 1024]
.L1092:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 784]
str wzr, [x29, 620]
b .L1093
.L1096:
bl nondet_int
sxtw x2, w0
ldr x0, [x29, 752]
ldrsw x1, [x29, 620]
str x2, [x0, x1, lsl 3]
ldr x0, [x29, 752]
ldrsw x1, [x29, 620]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 664]
cmp x1, x0
bgt .L1094
ldr x0, [x29, 752]
ldrsw x1, [x29, 620]
ldr x0, [x0, x1, lsl 3]
ldr x1, [x29, 672]
cmp x1, x0
blt .L1094
mov w0, 1
b .L1095
.L1094:
mov w0, 0
.L1095:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr x0, [x29, 752]
ldrsw x1, [x29, 620]
ldr x2, [x0, x1, lsl 3]
ldr x0, [x29, 784]
ldrsw x1, [x29, 620]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 620]
add w0, w0, 1
str w0, [x29, 620]
.L1093:
ldr w1, [x29, 620]
ldr w0, [x29, 628]
cmp w1, w0
blt .L1096
str wzr, [x29, 620]
b .L1097
.L1098:
ldr x0, [x29, 736]
ldrsw x1, [x29, 620]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 620]
add w0, w0, 1
str w0, [x29, 620]
.L1097:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [x29, 620]
cmp w1, w0
blt .L1098
str wzr, [x29, 620]
b .L1099
.L1100:
ldr x0, [x29, 704]
ldrsw x1, [x29, 620]
ldr x1, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w2, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w5, w0
mov w4, w2
ldr x3, [x29, 656]
ldr x2, [x29, 640]
ldr x0, [x29, 752]
bl fxp_transposed_direct_form_2
mov x2, x0
ldr x0, [x29, 688]
ldrsw x1, [x29, 620]
str x2, [x0, x1, lsl 3]
ldr w0, [x29, 620]
add w0, w0, 1
str w0, [x29, 620]
.L1099:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 620]
cmp w1, w0
blt .L1100
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
mov w1, w0
ldr x0, [x29, 688]
bl fxp_check_persistent_limit_cycle
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 792]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1102
bl __stack_chk_fail
.L1102:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 816
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 816
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE134:
.size verify_zero_input_limit_cycle, .-verify_zero_input_limit_cycle
.global generic_timer
.bss
.align 2
.type generic_timer, %object
.size generic_timer, 4
generic_timer:
.zero 4
.section .rodata
.align 3
.LC49:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_generic_timing.h"
.align 3
.LC50:
.string "spent_time <= ds.sample_time"
.text
.align 2
.global verify_generic_timing
.type verify_generic_timing, %function
verify_generic_timing:
.LFB135:
.cfi_startproc
stp x29, x30, [sp, -336]!
.cfi_def_cfa_offset 336
.cfi_offset 29, -336
.cfi_offset 30, -328
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -320
.cfi_offset 20, -312
.cfi_offset 21, -304
.cfi_offset 22, -296
.cfi_offset 23, -288
.cfi_offset 24, -280
.cfi_offset 25, -272
.cfi_offset 26, -264
.cfi_offset 27, -256
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 328]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 232]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1104:
cmp sp, x0
beq .L1105
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1104
.L1105:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1106
str xzr, [sp, 1024]
.L1106:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 240]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 248]
sxtw x0, w1
mov x16, x0
mov x17, 0
lsr x0, x16, 58
lsl x11, x17, 6
orr x11, x0, x11
lsl x10, x16, 6
sxtw x0, w1
mov x14, x0
mov x15, 0
lsr x0, x14, 58
lsl x13, x15, 6
orr x13, x0, x13
lsl x12, x14, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1107:
cmp sp, x1
beq .L1108
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1107
.L1108:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1109
str xzr, [sp, 1024]
.L1109:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 256]
str wzr, [x29, 224]
b .L1110
.L1115:
ldr x0, [x29, 240]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
bl nondet_float
fcvt d0, s0
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
fcmpe d1, d0
bge .L1136
b .L1111
.L1136:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
fcmpe d1, d0
bls .L1137
b .L1111
.L1137:
mov w0, 1
b .L1114
.L1111:
mov w0, 0
.L1114:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1110:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1115
str wzr, [x29, 228]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 228]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 264]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 216]
ldr x4, [x29, 216]
orr x1, x1, x4
str x1, [x29, 216]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 208]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 200]
ldr x4, [x29, 200]
orr x1, x1, x4
str x1, [x29, 200]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 192]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1116:
cmp sp, x1
beq .L1117
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1116
.L1117:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1118
str xzr, [sp, 1024]
.L1118:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 272]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 280]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x27, x4, 6
orr x27, x1, x27
mov x1, x2
lsl x26, x1, 6
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x25, x4, 6
orr x25, x1, x25
mov x1, x2
lsl x24, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1119:
cmp sp, x1
beq .L1120
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1119
.L1120:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1121
str xzr, [sp, 1024]
.L1121:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 288]
ldr w0, [x29, 228]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 296]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x23, x4, 6
orr x23, x1, x23
mov x1, x2
lsl x22, x1, 6
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x21, x4, 6
orr x21, x1, x21
mov x1, x2
lsl x20, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1122:
cmp sp, x1
beq .L1123
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1122
.L1123:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1124
str xzr, [sp, 1024]
.L1124:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 304]
str wzr, [x29, 224]
b .L1125
.L1126:
ldr x0, [x29, 272]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1125:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1126
str wzr, [x29, 224]
b .L1127
.L1128:
ldr x0, [x29, 288]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1127:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1128
str wzr, [x29, 224]
b .L1129
.L1130:
ldr x0, [x29, 304]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1129:
ldr w1, [x29, 224]
ldr w0, [x29, 228]
cmp w1, w0
blt .L1130
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 80]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
scvtf d0, w0
str d0, [x29, 312]
str wzr, [x29, 224]
b .L1131
.L1133:
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 48]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 76]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 44]
lsl w0, w0, 1
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 48]
lsl w1, w0, 1
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 132]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 104]
add w1, w1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr w0, [x0, 128]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
add w1, w1, w0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d0, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w4, w0
mov w3, w1
adrp x0, ds+808
add x2, x0, :lo12:ds+808
adrp x0, ds
add x1, x0, :lo12:ds
ldr x0, [x29, 304]
bl generic_timing_double_transposed_direct_form_2
ldr x0, [x29, 240]
ldrsw x1, [x29, 224]
str d0, [x0, x1, lsl 3]
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
ldr w0, [x0]
scvtf d1, w0
adrp x0, :got:hw
ldr x0, [x0, #:got_lo12:hw]
ldr d0, [x0, 16]
fmul d0, d1, d0
str d0, [x29, 320]
adrp x0, ds
add x0, x0, :lo12:ds
ldr d0, [x0, 1616]
ldr d1, [x29, 320]
fcmpe d1, d0
bls .L1132
adrp x0, __PRETTY_FUNCTION__.6
add x3, x0, :lo12:__PRETTY_FUNCTION__.6
mov w2, 89
adrp x0, .LC49
add x1, x0, :lo12:.LC49
adrp x0, .LC50
add x0, x0, :lo12:.LC50
bl __assert_fail
.L1132:
ldr d0, [x29, 312]
fcvtzs w1, d0
adrp x0, generic_timer
add x0, x0, :lo12:generic_timer
str w1, [x0]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1131:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1133
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 328]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1135
bl __stack_chk_fail
.L1135:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 336
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE135:
.size verify_generic_timing, .-verify_generic_timing
.align 2
.global verify_timing_msp_430
.type verify_timing_msp_430, %function
verify_timing_msp_430:
.LFB136:
.cfi_startproc
stp x29, x30, [sp, -320]!
.cfi_def_cfa_offset 320
.cfi_offset 29, -320
.cfi_offset 30, -312
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -304
.cfi_offset 20, -296
.cfi_offset 21, -288
.cfi_offset 22, -280
.cfi_offset 23, -272
.cfi_offset 24, -264
.cfi_offset 25, -256
.cfi_offset 26, -248
.cfi_offset 27, -240
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 312]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 232]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1139:
cmp sp, x0
beq .L1140
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1139
.L1140:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1141
str xzr, [sp, 1024]
.L1141:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 240]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 248]
sxtw x0, w1
mov x16, x0
mov x17, 0
lsr x0, x16, 58
lsl x11, x17, 6
orr x11, x0, x11
lsl x10, x16, 6
sxtw x0, w1
mov x14, x0
mov x15, 0
lsr x0, x14, 58
lsl x13, x15, 6
orr x13, x0, x13
lsl x12, x14, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1142:
cmp sp, x1
beq .L1143
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1142
.L1143:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1144
str xzr, [sp, 1024]
.L1144:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 256]
str wzr, [x29, 224]
b .L1145
.L1150:
ldr x0, [x29, 240]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
bl nondet_float
fcvt d0, s0
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
fcmpe d1, d0
bge .L1170
b .L1146
.L1170:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
fcmpe d1, d0
bls .L1171
b .L1146
.L1171:
mov w0, 1
b .L1149
.L1146:
mov w0, 0
.L1149:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1145:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1150
str wzr, [x29, 228]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w1, w0
csel w0, w1, w0, ge
str w0, [x29, 228]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 264]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 216]
ldr x4, [x29, 216]
orr x1, x1, x4
str x1, [x29, 216]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 208]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 200]
ldr x4, [x29, 200]
orr x1, x1, x4
str x1, [x29, 200]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 192]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1151:
cmp sp, x1
beq .L1152
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1151
.L1152:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1153
str xzr, [sp, 1024]
.L1153:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 272]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 280]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x27, x4, 6
orr x27, x1, x27
mov x1, x2
lsl x26, x1, 6
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x25, x4, 6
orr x25, x1, x25
mov x1, x2
lsl x24, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1154:
cmp sp, x1
beq .L1155
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1154
.L1155:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1156
str xzr, [sp, 1024]
.L1156:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 288]
ldr w0, [x29, 228]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 296]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x23, x4, 6
orr x23, x1, x23
mov x1, x2
lsl x22, x1, 6
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x21, x4, 6
orr x21, x1, x21
mov x1, x2
lsl x20, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1157:
cmp sp, x1
beq .L1158
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1157
.L1158:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1159
str xzr, [sp, 1024]
.L1159:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 304]
str wzr, [x29, 224]
b .L1160
.L1161:
ldr x0, [x29, 272]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1160:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1161
str wzr, [x29, 224]
b .L1162
.L1163:
ldr x0, [x29, 288]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1162:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1163
str wzr, [x29, 224]
b .L1164
.L1165:
ldr x0, [x29, 304]
ldrsw x1, [x29, 224]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1164:
ldr w1, [x29, 224]
ldr w0, [x29, 228]
cmp w1, w0
blt .L1165
str wzr, [x29, 224]
b .L1166
.L1167:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d0, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w4, w0
mov w3, w1
adrp x0, ds+808
add x2, x0, :lo12:ds+808
adrp x0, ds
add x1, x0, :lo12:ds
ldr x0, [x29, 304]
bl double_transposed_direct_form_2_MSP430
ldr x0, [x29, 240]
ldrsw x1, [x29, 224]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
.L1166:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 224]
cmp w1, w0
blt .L1167
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 312]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1169
bl __stack_chk_fail
.L1169:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 320
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE136:
.size verify_timing_msp_430, .-verify_timing_msp_430
.section .rodata
.align 3
.LC51:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_stability.h"
.align 3
.LC52:
.string "check_stability(_a, ds.a_size)"
.text
.align 2
.global verify_stability
.type verify_stability, %function
verify_stability:
.LFB137:
.cfi_startproc
stp x29, x30, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 29, -144
.cfi_offset 30, -136
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -128
.cfi_offset 20, -120
.cfi_offset 21, -112
.cfi_offset 22, -104
.cfi_offset 23, -96
.cfi_offset 24, -88
.cfi_offset 25, -80
.cfi_offset 26, -72
.cfi_offset 27, -64
adrp x8, :got:__stack_chk_guard
ldr x8, [x8, #:got_lo12:__stack_chk_guard]
ldr x9, [x8]
str x9, [x29, 136]
mov x9, 0
mov x8, sp
mov x19, x8
adrp x8, overflow_mode
add x8, x8, :lo12:overflow_mode
str wzr, [x8]
adrp x8, ds
add x8, x8, :lo12:ds
ldr w8, [x8, 800]
sxtw x9, w8
sub x9, x9, #1
str x9, [x29, 104]
sxtw x9, w8
mov x6, x9
mov x7, 0
lsr x9, x6, 58
lsl x3, x7, 6
orr x3, x9, x3
lsl x2, x6, 6
sxtw x2, w8
mov x4, x2
mov x5, 0
lsr x2, x4, 58
lsl x1, x5, 6
orr x1, x2, x1
lsl x0, x4, 6
sxtw x0, w8
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1173:
cmp sp, x1
beq .L1174
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1173
.L1174:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1175
str xzr, [sp, 1024]
.L1175:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 112]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 112]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 120]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 58
lsl x23, x27, 6
orr x23, x1, x23
lsl x22, x26, 6
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x21, x25, 6
orr x21, x1, x21
lsl x20, x24, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1176:
cmp sp, x1
beq .L1177
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1176
.L1177:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1178
str xzr, [sp, 1024]
.L1178:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 128]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 112]
ldr x0, [x29, 128]
bl fxp_to_double_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w1, w0
ldr x0, [x29, 128]
bl check_stability
cmp w0, 0
bne .L1179
adrp x0, __PRETTY_FUNCTION__.5
add x3, x0, :lo12:__PRETTY_FUNCTION__.5
mov w2, 37
adrp x0, .LC51
add x1, x0, :lo12:.LC51
adrp x0, .LC52
add x0, x0, :lo12:.LC52
bl __assert_fail
.L1179:
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 136]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1181
bl __stack_chk_fail
.L1181:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 144
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE137:
.size verify_stability, .-verify_stability
.align 2
.global verify_minimum_phase
.type verify_minimum_phase, %function
verify_minimum_phase:
.LFB138:
.cfi_startproc
stp x29, x30, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 29, -144
.cfi_offset 30, -136
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -128
.cfi_offset 20, -120
.cfi_offset 21, -112
.cfi_offset 22, -104
.cfi_offset 23, -96
.cfi_offset 24, -88
.cfi_offset 25, -80
.cfi_offset 26, -72
.cfi_offset 27, -64
adrp x8, :got:__stack_chk_guard
ldr x8, [x8, #:got_lo12:__stack_chk_guard]
ldr x9, [x8]
str x9, [x29, 136]
mov x9, 0
mov x8, sp
mov x19, x8
adrp x8, overflow_mode
add x8, x8, :lo12:overflow_mode
str wzr, [x8]
adrp x8, ds
add x8, x8, :lo12:ds
ldr w8, [x8, 1608]
sxtw x9, w8
sub x9, x9, #1
str x9, [x29, 104]
sxtw x9, w8
mov x6, x9
mov x7, 0
lsr x9, x6, 58
lsl x3, x7, 6
orr x3, x9, x3
lsl x2, x6, 6
sxtw x2, w8
mov x4, x2
mov x5, 0
lsr x2, x4, 58
lsl x1, x5, 6
orr x1, x2, x1
lsl x0, x4, 6
sxtw x0, w8
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1183:
cmp sp, x1
beq .L1184
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1183
.L1184:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1185
str xzr, [sp, 1024]
.L1185:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 112]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 112]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 120]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 58
lsl x23, x27, 6
orr x23, x1, x23
lsl x22, x26, 6
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x21, x25, 6
orr x21, x1, x21
lsl x20, x24, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1186:
cmp sp, x1
beq .L1187
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1186
.L1187:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1188
str xzr, [sp, 1024]
.L1188:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 128]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 112]
ldr x0, [x29, 128]
bl fxp_to_double_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w1, w0
ldr x0, [x29, 128]
bl check_stability
cmp w0, 0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assert
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 136]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1190
bl __stack_chk_fail
.L1190:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 144
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE138:
.size verify_minimum_phase, .-verify_minimum_phase
.section .rodata
.align 3
.LC53:
.string "Verifying stability for closedloop function"
.text
.align 2
.global verify_stability_closedloop_using_dslib
.type verify_stability_closedloop_using_dslib, %function
verify_stability_closedloop_using_dslib:
.LFB139:
.cfi_startproc
sub sp, sp, #1168
.cfi_def_cfa_offset 1168
stp x29, x30, [sp, 16]
.cfi_offset 29, -1152
.cfi_offset 30, -1144
add x29, sp, 16
.cfi_def_cfa 29, 1152
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
.cfi_offset 19, -1136
.cfi_offset 20, -1128
.cfi_offset 21, -1120
.cfi_offset 22, -1112
.cfi_offset 23, -1104
.cfi_offset 24, -1096
.cfi_offset 25, -1088
.cfi_offset 26, -1080
.cfi_offset 27, -1072
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 1144]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
add x0, x0, 808
str x0, [x29, 248]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
str w0, [x29, 224]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
str x0, [x29, 256]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
str w0, [x29, 228]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 264]
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x3, x9, 6
orr x3, x0, x3
lsl x2, x8, 6
sxtw x0, w1
mov x6, x0
mov x7, 0
lsr x0, x6, 58
lsl x5, x7, 6
orr x5, x0, x5
lsl x4, x6, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1192:
cmp sp, x1
beq .L1193
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1192
.L1193:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1194
str xzr, [sp, 1024]
.L1194:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 272]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 272]
ldr x0, [x29, 248]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 280]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 216]
ldr x4, [x29, 216]
orr x1, x1, x4
str x1, [x29, 216]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 208]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 200]
ldr x4, [x29, 200]
orr x1, x1, x4
str x1, [x29, 200]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 192]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1195:
cmp sp, x1
beq .L1196
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1195
.L1196:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1197
str xzr, [sp, 1024]
.L1197:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 288]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 288]
ldr x0, [x29, 256]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 296]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x27, x4, 6
orr x27, x1, x27
mov x1, x2
lsl x26, x1, 6
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x25, x4, 6
orr x25, x1, x25
mov x1, x2
lsl x24, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1198:
cmp sp, x1
beq .L1199
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1198
.L1199:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1200
str xzr, [sp, 1024]
.L1200:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 304]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 272]
ldr x0, [x29, 304]
bl fxp_to_double_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 312]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x23, x4, 6
orr x23, x1, x23
mov x1, x2
lsl x22, x1, 6
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x21, x4, 6
orr x21, x1, x21
mov x1, x2
lsl x20, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1201:
cmp sp, x1
beq .L1202
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1201
.L1202:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1203
str xzr, [sp, 1024]
.L1203:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 320]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 288]
ldr x0, [x29, 320]
bl fxp_to_double_array
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
add x0, x0, 808
str x0, [x29, 328]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
str w0, [x29, 232]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
str x0, [x29, 336]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
str w0, [x29, 236]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 240]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 244]
adrp x0, .LC53
add x0, x0, :lo12:.LC53
bl puts
add x0, x29, 344
ldr w5, [x29, 236]
ldr x4, [x29, 336]
ldr w3, [x29, 232]
ldr x2, [x29, 328]
ldr w1, [x29, 244]
bl check_stability_closedloop
cmp w0, 0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assert
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 1144]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1205
bl __stack_chk_fail
.L1205:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 1168
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 1168
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE139:
.size verify_stability_closedloop_using_dslib, .-verify_stability_closedloop_using_dslib
.align 2
.global verify_limit_cycle_closed_loop
.type verify_limit_cycle_closed_loop, %function
verify_limit_cycle_closed_loop:
.LFB140:
.cfi_startproc
sub sp, sp, #2544
.cfi_def_cfa_offset 2544
stp x29, x30, [sp, 16]
.cfi_offset 29, -2528
.cfi_offset 30, -2520
add x29, sp, 16
.cfi_def_cfa 29, 2528
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
.cfi_offset 19, -2512
.cfi_offset 20, -2504
.cfi_offset 21, -2496
.cfi_offset 22, -2488
.cfi_offset 23, -2480
.cfi_offset 24, -2472
.cfi_offset 25, -2464
.cfi_offset 26, -2456
.cfi_offset 27, -2448
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 2520]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, overflow_mode
add x1, x0, :lo12:overflow_mode
mov w0, 3
str w0, [x1]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
add x0, x0, 808
str x0, [x29, 704]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
str w0, [x29, 676]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
str x0, [x29, 712]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
str w0, [x29, 680]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 720]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1207:
cmp sp, x0
beq .L1208
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1207
.L1208:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1209
str xzr, [sp, 1024]
.L1209:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 728]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 728]
ldr x0, [x29, 704]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 736]
sxtw x0, w1
mov x24, x0
mov x25, 0
lsr x0, x24, 58
lsl x21, x25, 6
orr x21, x0, x21
lsl x20, x24, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x23, x27, 6
orr x23, x0, x23
lsl x22, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1210:
cmp sp, x0
beq .L1211
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1210
.L1211:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1212
str xzr, [sp, 1024]
.L1212:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 744]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 744]
ldr x0, [x29, 712]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 752]
sxtw x0, w1
str x0, [x29, 368]
str xzr, [x29, 376]
ldp x2, x3, [x29, 368]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 664]
ldr x4, [x29, 664]
orr x0, x0, x4
str x0, [x29, 664]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 656]
sxtw x0, w1
str x0, [x29, 352]
str xzr, [x29, 360]
ldp x2, x3, [x29, 352]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 648]
ldr x4, [x29, 648]
orr x0, x0, x4
str x0, [x29, 648]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 640]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1213:
cmp sp, x0
beq .L1214
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1213
.L1214:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1215
str xzr, [sp, 1024]
.L1215:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 760]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 728]
ldr x0, [x29, 760]
bl fxp_to_double_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 768]
sxtw x0, w1
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x2, x3, [x29, 336]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 632]
ldr x4, [x29, 632]
orr x0, x0, x4
str x0, [x29, 632]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 624]
sxtw x0, w1
str x0, [x29, 320]
str xzr, [x29, 328]
ldp x2, x3, [x29, 320]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 616]
ldr x4, [x29, 616]
orr x0, x0, x4
str x0, [x29, 616]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 608]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1216:
cmp sp, x0
beq .L1217
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1216
.L1217:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1218
str xzr, [sp, 1024]
.L1218:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 776]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 744]
ldr x0, [x29, 776]
bl fxp_to_double_array
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
add x0, x0, 808
str x0, [x29, 784]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
str w0, [x29, 684]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
str x0, [x29, 792]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
str w0, [x29, 688]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 692]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 696]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 800]
sxtw x0, w1
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x2, x3, [x29, 304]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 600]
ldr x4, [x29, 600]
orr x0, x0, x4
str x0, [x29, 600]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 592]
sxtw x0, w1
str x0, [x29, 288]
str xzr, [x29, 296]
ldp x2, x3, [x29, 288]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 584]
ldr x4, [x29, 584]
orr x0, x0, x4
str x0, [x29, 584]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 576]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1219:
cmp sp, x0
beq .L1220
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1219
.L1220:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1221
str xzr, [sp, 1024]
.L1221:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 808]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 816]
sxtw x0, w1
str x0, [x29, 272]
str xzr, [x29, 280]
ldp x2, x3, [x29, 272]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 568]
ldr x4, [x29, 568]
orr x0, x0, x4
str x0, [x29, 568]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 560]
sxtw x0, w1
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x2, x3, [x29, 256]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 552]
ldr x4, [x29, 552]
orr x0, x0, x4
str x0, [x29, 552]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 544]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1222:
cmp sp, x0
beq .L1223
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1222
.L1223:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1224
str xzr, [sp, 1024]
.L1224:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 824]
ldr w1, [x29, 692]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 832]
sxtw x0, w1
str x0, [x29, 240]
str xzr, [x29, 248]
ldp x2, x3, [x29, 240]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 536]
ldr x4, [x29, 536]
orr x0, x0, x4
str x0, [x29, 536]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 528]
sxtw x0, w1
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x2, x3, [x29, 224]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 520]
ldr x4, [x29, 520]
orr x0, x0, x4
str x0, [x29, 520]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 512]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1225:
cmp sp, x0
beq .L1226
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1225
.L1226:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1227
str xzr, [sp, 1024]
.L1227:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 840]
bl nondet_double
str d0, [x29, 848]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
ldr d1, [x29, 848]
fcmpe d1, d0
bge .L1258
b .L1228
.L1258:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
ldr d1, [x29, 848]
fcmpe d1, d0
bls .L1259
b .L1228
.L1259:
mov w0, 1
b .L1231
.L1228:
mov w0, 0
.L1231:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [x29, 672]
b .L1232
.L1233:
ldr x1, [x29, 824]
ldrsw x0, [x29, 672]
ldr d0, [x29, 848]
str d0, [x1, x0, lsl 3]
ldr x1, [x29, 808]
ldrsw x0, [x29, 672]
str xzr, [x1, x0, lsl 3]
ldr w0, [x29, 672]
add w0, w0, 1
str w0, [x29, 672]
.L1232:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 672]
cmp w0, w1
blt .L1233
str wzr, [x29, 672]
b .L1234
.L1235:
ldr x1, [x29, 840]
ldrsw x0, [x29, 672]
ldr d0, [x29, 848]
str d0, [x1, x0, lsl 3]
ldr w0, [x29, 672]
add w0, w0, 1
str w0, [x29, 672]
.L1234:
ldr w1, [x29, 672]
ldr w0, [x29, 692]
cmp w1, w0
blt .L1235
ldr w1, [x29, 696]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 856]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 504]
ldr x4, [x29, 504]
orr x0, x0, x4
str x0, [x29, 504]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 496]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 488]
ldr x4, [x29, 488]
orr x0, x0, x4
str x0, [x29, 488]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 480]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1236:
cmp sp, x1
beq .L1237
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1236
.L1237:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1238
str xzr, [sp, 1024]
.L1238:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 864]
ldr w0, [x29, 696]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 872]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 472]
ldr x4, [x29, 472]
orr x1, x1, x4
str x1, [x29, 472]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 464]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 456]
ldr x4, [x29, 456]
orr x1, x1, x4
str x1, [x29, 456]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 448]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1239:
cmp sp, x1
beq .L1240
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1239
.L1240:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1241
str xzr, [sp, 1024]
.L1241:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 880]
ldr w0, [x29, 696]
ldr w2, [x29, 692]
ldr w1, [x29, 692]
cmp w2, w0
csel w0, w1, w0, ge
str w0, [x29, 700]
ldr w0, [x29, 700]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 888]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 440]
ldr x4, [x29, 440]
orr x1, x1, x4
str x1, [x29, 440]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 432]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 424]
ldr x4, [x29, 424]
orr x1, x1, x4
str x1, [x29, 424]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 416]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1242:
cmp sp, x1
beq .L1243
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1242
.L1243:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1244
str xzr, [sp, 1024]
.L1244:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 896]
ldr w0, [x29, 700]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 904]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 408]
ldr x4, [x29, 408]
orr x1, x1, x4
str x1, [x29, 408]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 400]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 392]
ldr x4, [x29, 392]
orr x1, x1, x4
str x1, [x29, 392]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 384]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1245:
cmp sp, x1
beq .L1246
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1245
.L1246:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1247
str xzr, [sp, 1024]
.L1247:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 912]
str wzr, [x29, 672]
b .L1248
.L1253:
bl nondet_int
scvtf d0, w0
ldr x0, [x29, 896]
ldrsw x1, [x29, 672]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 896]
ldrsw x1, [x29, 672]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
fcmpe d1, d0
bge .L1260
b .L1249
.L1260:
ldr x0, [x29, 896]
ldrsw x1, [x29, 672]
ldr d1, [x0, x1, lsl 3]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
fcmpe d1, d0
bls .L1261
b .L1249
.L1261:
mov w0, 1
b .L1252
.L1249:
mov w0, 0
.L1252:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
ldr x0, [x29, 896]
ldrsw x1, [x29, 672]
ldr d0, [x0, x1, lsl 3]
ldr x0, [x29, 912]
ldrsw x1, [x29, 672]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 672]
add w0, w0, 1
str w0, [x29, 672]
.L1248:
ldr w1, [x29, 672]
ldr w0, [x29, 700]
cmp w1, w0
blt .L1253
str wzr, [x29, 672]
b .L1254
.L1255:
ldr x0, [x29, 824]
ldrsw x1, [x29, 672]
ldr d0, [x0, x1, lsl 3]
add x1, x29, 920
add x0, x29, 1720
ldr w4, [x29, 692]
ldr w3, [x29, 696]
mov x2, x1
mov x1, x0
ldr x0, [x29, 896]
bl double_transposed_direct_form_2
ldr x0, [x29, 808]
ldrsw x1, [x29, 672]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 672]
add w0, w0, 1
str w0, [x29, 672]
.L1254:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 672]
cmp w1, w0
blt .L1255
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
mov w1, w0
ldr x0, [x29, 808]
bl double_check_persistent_limit_cycle
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 2520]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1257
bl __stack_chk_fail
.L1257:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 2544
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
add sp, sp, 2544
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE140:
.size verify_limit_cycle_closed_loop, .-verify_limit_cycle_closed_loop
.align 2
.global verify_error_closedloop
.type verify_error_closedloop, %function
verify_error_closedloop:
.LFB141:
.cfi_startproc
mov x12, 4800
sub sp, sp, x12
.cfi_def_cfa_offset 4800
stp x29, x30, [sp, 16]
.cfi_offset 29, -4784
.cfi_offset 30, -4776
add x29, sp, 16
.cfi_def_cfa 29, 4784
stp x19, x20, [sp, 32]
stp x21, x22, [sp, 48]
stp x23, x24, [sp, 64]
stp x25, x26, [sp, 80]
str x27, [sp, 96]
str d8, [sp, 104]
.cfi_offset 19, -4768
.cfi_offset 20, -4760
.cfi_offset 21, -4752
.cfi_offset 22, -4744
.cfi_offset 23, -4736
.cfi_offset 24, -4728
.cfi_offset 25, -4720
.cfi_offset 26, -4712
.cfi_offset 27, -4704
.cfi_offset 72, -4696
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 4776]
mov x1, 0
mov x0, sp
mov x19, x0
adrp x0, overflow_mode
add x1, x0, :lo12:overflow_mode
mov w0, 3
str w0, [x1]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
add x0, x0, 808
str x0, [x29, 1224]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
str w0, [x29, 1196]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
str x0, [x29, 1232]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
str w0, [x29, 1200]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1240]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1263:
cmp sp, x0
beq .L1264
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1263
.L1264:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1265
str xzr, [sp, 1024]
.L1265:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1248]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 1248]
ldr x0, [x29, 1224]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1256]
sxtw x0, w1
mov x24, x0
mov x25, 0
lsr x0, x24, 58
lsl x21, x25, 6
orr x21, x0, x21
lsl x20, x24, 6
sxtw x0, w1
mov x26, x0
mov x27, 0
lsr x0, x26, 58
lsl x23, x27, 6
orr x23, x0, x23
lsl x22, x26, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1266:
cmp sp, x0
beq .L1267
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1266
.L1267:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1268
str xzr, [sp, 1024]
.L1268:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1264]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 1264]
ldr x0, [x29, 1232]
bl fxp_double_to_fxp_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1272]
sxtw x0, w1
str x0, [x29, 624]
str xzr, [x29, 632]
add x0, x29, 512
ldp x2, x3, [x0, 112]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1176]
ldr x4, [x29, 1176]
orr x0, x0, x4
str x0, [x29, 1176]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1168]
sxtw x0, w1
str x0, [x29, 608]
str xzr, [x29, 616]
add x0, x29, 512
ldp x2, x3, [x0, 96]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1160]
ldr x4, [x29, 1160]
orr x0, x0, x4
str x0, [x29, 1160]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1152]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1269:
cmp sp, x0
beq .L1270
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1269
.L1270:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1271
str xzr, [sp, 1024]
.L1271:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1280]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 1248]
ldr x0, [x29, 1280]
bl fxp_to_double_array
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1288]
sxtw x0, w1
str x0, [x29, 592]
str xzr, [x29, 600]
add x0, x29, 512
ldp x2, x3, [x0, 80]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1144]
ldr x4, [x29, 1144]
orr x0, x0, x4
str x0, [x29, 1144]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1136]
sxtw x0, w1
str x0, [x29, 576]
str xzr, [x29, 584]
add x0, x29, 512
ldp x2, x3, [x0, 64]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1128]
ldr x4, [x29, 1128]
orr x0, x0, x4
str x0, [x29, 1128]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1120]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1272:
cmp sp, x0
beq .L1273
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1272
.L1273:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1274
str xzr, [sp, 1024]
.L1274:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1296]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 1264]
ldr x0, [x29, 1296]
bl fxp_to_double_array
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
add x0, x0, 808
str x0, [x29, 1304]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
str w0, [x29, 1204]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
str x0, [x29, 1312]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
str w0, [x29, 1208]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 1608]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 1212]
adrp x0, :got:controller
ldr x0, [x0, #:got_lo12:controller]
ldr w1, [x0, 800]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
add w0, w1, w0
sub w0, w0, #1
str w0, [x29, 1216]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1320]
sxtw x0, w1
str x0, [x29, 560]
str xzr, [x29, 568]
add x0, x29, 512
ldp x2, x3, [x0, 48]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1112]
ldr x4, [x29, 1112]
orr x0, x0, x4
str x0, [x29, 1112]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1104]
sxtw x0, w1
str x0, [x29, 544]
str xzr, [x29, 552]
add x0, x29, 512
ldp x2, x3, [x0, 32]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1096]
ldr x4, [x29, 1096]
orr x0, x0, x4
str x0, [x29, 1096]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1088]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1275:
cmp sp, x0
beq .L1276
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1275
.L1276:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1277
str xzr, [sp, 1024]
.L1277:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1328]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1336]
sxtw x0, w1
str x0, [x29, 528]
str xzr, [x29, 536]
add x0, x29, 512
ldp x2, x3, [x0, 16]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1080]
ldr x4, [x29, 1080]
orr x0, x0, x4
str x0, [x29, 1080]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1072]
sxtw x0, w1
str x0, [x29, 512]
str xzr, [x29, 520]
add x0, x29, 512
ldp x2, x3, [x0]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1064]
ldr x4, [x29, 1064]
orr x0, x0, x4
str x0, [x29, 1064]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1056]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1278:
cmp sp, x0
beq .L1279
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1278
.L1279:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1280
str xzr, [sp, 1024]
.L1280:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1344]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1352]
sxtw x0, w1
str x0, [x29, 496]
str xzr, [x29, 504]
ldp x2, x3, [x29, 496]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1048]
ldr x4, [x29, 1048]
orr x0, x0, x4
str x0, [x29, 1048]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1040]
sxtw x0, w1
str x0, [x29, 480]
str xzr, [x29, 488]
ldp x2, x3, [x29, 480]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1032]
ldr x4, [x29, 1032]
orr x0, x0, x4
str x0, [x29, 1032]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1024]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1281:
cmp sp, x0
beq .L1282
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1281
.L1282:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1283
str xzr, [sp, 1024]
.L1283:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1360]
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1368]
sxtw x0, w1
str x0, [x29, 464]
str xzr, [x29, 472]
ldp x2, x3, [x29, 464]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1016]
ldr x4, [x29, 1016]
orr x0, x0, x4
str x0, [x29, 1016]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 1008]
sxtw x0, w1
str x0, [x29, 448]
str xzr, [x29, 456]
ldp x2, x3, [x29, 448]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 1000]
ldr x4, [x29, 1000]
orr x0, x0, x4
str x0, [x29, 1000]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 992]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1284:
cmp sp, x0
beq .L1285
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1284
.L1285:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1286
str xzr, [sp, 1024]
.L1286:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1376]
ldr w1, [x29, 1212]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1384]
sxtw x0, w1
str x0, [x29, 432]
str xzr, [x29, 440]
ldp x2, x3, [x29, 432]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 984]
ldr x4, [x29, 984]
orr x0, x0, x4
str x0, [x29, 984]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 976]
sxtw x0, w1
str x0, [x29, 416]
str xzr, [x29, 424]
ldp x2, x3, [x29, 416]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 968]
ldr x4, [x29, 968]
orr x0, x0, x4
str x0, [x29, 968]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 960]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1287:
cmp sp, x0
beq .L1288
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1287
.L1288:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1289
str xzr, [sp, 1024]
.L1289:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1392]
ldr w1, [x29, 1212]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1400]
sxtw x0, w1
str x0, [x29, 400]
str xzr, [x29, 408]
ldp x2, x3, [x29, 400]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 952]
ldr x4, [x29, 952]
orr x0, x0, x4
str x0, [x29, 952]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 944]
sxtw x0, w1
str x0, [x29, 384]
str xzr, [x29, 392]
ldp x2, x3, [x29, 384]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 936]
ldr x4, [x29, 936]
orr x0, x0, x4
str x0, [x29, 936]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 928]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1290:
cmp sp, x0
beq .L1291
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1290
.L1291:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1292
str xzr, [sp, 1024]
.L1292:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1408]
ldr w1, [x29, 1212]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1416]
sxtw x0, w1
str x0, [x29, 368]
str xzr, [x29, 376]
ldp x2, x3, [x29, 368]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 920]
ldr x4, [x29, 920]
orr x0, x0, x4
str x0, [x29, 920]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 912]
sxtw x0, w1
str x0, [x29, 352]
str xzr, [x29, 360]
ldp x2, x3, [x29, 352]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 904]
ldr x4, [x29, 904]
orr x0, x0, x4
str x0, [x29, 904]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 896]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1293:
cmp sp, x0
beq .L1294
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1293
.L1294:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1295
str xzr, [sp, 1024]
.L1295:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1424]
bl nondet_double
str d0, [x29, 1432]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
ldr d1, [x29, 1432]
fcmpe d1, d0
bge .L1338
b .L1296
.L1338:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
ldr d1, [x29, 1432]
fcmpe d1, d0
bls .L1339
b .L1296
.L1339:
mov w0, 1
b .L1299
.L1296:
mov w0, 0
.L1299:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [x29, 1192]
b .L1300
.L1301:
ldr x1, [x29, 1360]
ldrsw x0, [x29, 1192]
ldr d0, [x29, 1432]
str d0, [x1, x0, lsl 3]
ldr x1, [x29, 1376]
ldrsw x0, [x29, 1192]
ldr d0, [x29, 1432]
str d0, [x1, x0, lsl 3]
ldr x1, [x29, 1328]
ldrsw x0, [x29, 1192]
str xzr, [x1, x0, lsl 3]
ldr x1, [x29, 1344]
ldrsw x0, [x29, 1192]
str xzr, [x1, x0, lsl 3]
ldr w0, [x29, 1192]
add w0, w0, 1
str w0, [x29, 1192]
.L1300:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w1, [x0]
ldr w0, [x29, 1192]
cmp w0, w1
blt .L1301
str wzr, [x29, 1192]
b .L1302
.L1303:
ldr x1, [x29, 1392]
ldrsw x0, [x29, 1192]
ldr d0, [x29, 1432]
str d0, [x1, x0, lsl 3]
ldr x1, [x29, 1408]
ldrsw x0, [x29, 1192]
ldr d0, [x29, 1432]
str d0, [x1, x0, lsl 3]
ldr w0, [x29, 1192]
add w0, w0, 1
str w0, [x29, 1192]
.L1302:
ldr w1, [x29, 1192]
ldr w0, [x29, 1212]
cmp w1, w0
blt .L1303
ldr w1, [x29, 1216]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1440]
sxtw x0, w1
str x0, [x29, 336]
str xzr, [x29, 344]
ldp x2, x3, [x29, 336]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 888]
ldr x4, [x29, 888]
orr x0, x0, x4
str x0, [x29, 888]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 880]
sxtw x0, w1
str x0, [x29, 320]
str xzr, [x29, 328]
ldp x2, x3, [x29, 320]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 872]
ldr x4, [x29, 872]
orr x0, x0, x4
str x0, [x29, 872]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 864]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1304:
cmp sp, x0
beq .L1305
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1304
.L1305:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1306
str xzr, [sp, 1024]
.L1306:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1448]
ldr w1, [x29, 1216]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1456]
sxtw x0, w1
str x0, [x29, 304]
str xzr, [x29, 312]
ldp x2, x3, [x29, 304]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 856]
ldr x4, [x29, 856]
orr x0, x0, x4
str x0, [x29, 856]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 848]
sxtw x0, w1
str x0, [x29, 288]
str xzr, [x29, 296]
ldp x2, x3, [x29, 288]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 840]
ldr x4, [x29, 840]
orr x0, x0, x4
str x0, [x29, 840]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 832]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1307:
cmp sp, x0
beq .L1308
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1307
.L1308:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1309
str xzr, [sp, 1024]
.L1309:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1464]
ldr w1, [x29, 1216]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1472]
sxtw x0, w1
str x0, [x29, 272]
str xzr, [x29, 280]
ldp x2, x3, [x29, 272]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 824]
ldr x4, [x29, 824]
orr x0, x0, x4
str x0, [x29, 824]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 816]
sxtw x0, w1
str x0, [x29, 256]
str xzr, [x29, 264]
ldp x2, x3, [x29, 256]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 808]
ldr x4, [x29, 808]
orr x0, x0, x4
str x0, [x29, 808]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 800]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1310:
cmp sp, x0
beq .L1311
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1310
.L1311:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1312
str xzr, [sp, 1024]
.L1312:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1480]
ldr w1, [x29, 1216]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1488]
sxtw x0, w1
str x0, [x29, 240]
str xzr, [x29, 248]
ldp x2, x3, [x29, 240]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 792]
ldr x4, [x29, 792]
orr x0, x0, x4
str x0, [x29, 792]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 784]
sxtw x0, w1
str x0, [x29, 224]
str xzr, [x29, 232]
ldp x2, x3, [x29, 224]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 776]
ldr x4, [x29, 776]
orr x0, x0, x4
str x0, [x29, 776]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 768]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1313:
cmp sp, x0
beq .L1314
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1313
.L1314:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1315
str xzr, [sp, 1024]
.L1315:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1496]
ldr w2, [x29, 1216]
ldr w1, [x29, 1212]
ldr w0, [x29, 1212]
cmp w1, w2
csel w0, w0, w2, ge
str w0, [x29, 1220]
ldr w1, [x29, 1220]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 1504]
sxtw x0, w1
str x0, [x29, 208]
str xzr, [x29, 216]
ldp x2, x3, [x29, 208]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 760]
ldr x4, [x29, 760]
orr x0, x0, x4
str x0, [x29, 760]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 752]
sxtw x0, w1
str x0, [x29, 192]
str xzr, [x29, 200]
ldp x2, x3, [x29, 192]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 744]
ldr x4, [x29, 744]
orr x0, x0, x4
str x0, [x29, 744]
mov x0, x2
lsl x0, x0, 6
str x0, [x29, 736]
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1316:
cmp sp, x1
beq .L1317
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1316
.L1317:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1318
str xzr, [sp, 1024]
.L1318:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1512]
ldr w0, [x29, 1220]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 1520]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 728]
ldr x4, [x29, 728]
orr x1, x1, x4
str x1, [x29, 728]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 720]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 712]
ldr x4, [x29, 712]
orr x1, x1, x4
str x1, [x29, 712]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 704]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1319:
cmp sp, x1
beq .L1320
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1319
.L1320:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1321
str xzr, [sp, 1024]
.L1321:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1528]
ldr w0, [x29, 1220]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 1536]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 696]
ldr x4, [x29, 696]
orr x1, x1, x4
str x1, [x29, 696]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 688]
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 680]
ldr x4, [x29, 680]
orr x1, x1, x4
str x1, [x29, 680]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 672]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1322:
cmp sp, x1
beq .L1323
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1322
.L1323:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1324
str xzr, [sp, 1024]
.L1324:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1544]
ldr w0, [x29, 1220]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 1552]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 664]
ldr x4, [x29, 664]
orr x1, x1, x4
str x1, [x29, 664]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 656]
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 648]
ldr x4, [x29, 648]
orr x1, x1, x4
str x1, [x29, 648]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 640]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1325:
cmp sp, x1
beq .L1326
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1325
.L1326:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1327
str xzr, [sp, 1024]
.L1327:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 1560]
str wzr, [x29, 1192]
b .L1328
.L1329:
ldr x0, [x29, 1512]
ldrsw x1, [x29, 1192]
str xzr, [x0, x1, lsl 3]
ldr x0, [x29, 1528]
ldrsw x1, [x29, 1192]
str xzr, [x0, x1, lsl 3]
ldr w0, [x29, 1192]
add w0, w0, 1
str w0, [x29, 1192]
.L1328:
ldr w1, [x29, 1192]
ldr w0, [x29, 1220]
cmp w1, w0
blt .L1329
str wzr, [x29, 1192]
b .L1330
.L1335:
ldr x0, [x29, 1360]
ldrsw x1, [x29, 1192]
ldr d0, [x0, x1, lsl 3]
add x1, x29, 2376
add x0, x29, 3176
ldr w4, [x29, 1212]
ldr w3, [x29, 1216]
mov x2, x1
mov x1, x0
ldr x0, [x29, 1512]
bl double_transposed_direct_form_2
ldr x0, [x29, 1328]
ldrsw x1, [x29, 1192]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 1376]
ldrsw x1, [x29, 1192]
ldr d0, [x0, x1, lsl 3]
add x1, x29, 1576
add x0, x29, 3976
ldr w4, [x29, 1212]
ldr w3, [x29, 1216]
mov x2, x1
mov x1, x0
ldr x0, [x29, 1528]
bl double_transposed_direct_form_2
ldr x0, [x29, 1344]
ldrsw x1, [x29, 1192]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 1344]
ldrsw x1, [x29, 1192]
ldr d8, [x0, x1, lsl 3]
ldr x0, [x29, 1328]
ldrsw x1, [x29, 1192]
ldr d0, [x0, x1, lsl 3]
fcvtzs x0, d0
bl fxp_to_double
fsub d0, d8, d0
str d0, [x29, 1568]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 48]
ldr d1, [x29, 1568]
fcmpe d1, d0
bmi .L1340
b .L1331
.L1340:
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 48]
fneg d0, d0
ldr d1, [x29, 1568]
fcmpe d1, d0
bgt .L1341
b .L1331
.L1341:
mov w0, 1
b .L1334
.L1331:
mov w0, 0
.L1334:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assert
ldr w0, [x29, 1192]
add w0, w0, 1
str w0, [x29, 1192]
.L1330:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
ldr w0, [x0]
ldr w1, [x29, 1192]
cmp w1, w0
blt .L1335
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 4776]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1337
bl __stack_chk_fail
.L1337:
mov w0, w1
sub sp, x29, #16
.cfi_def_cfa 31, 4800
ldr d8, [sp, 104]
ldp x19, x20, [sp, 32]
ldp x21, x22, [sp, 48]
ldp x23, x24, [sp, 64]
ldp x25, x26, [sp, 80]
ldr x27, [sp, 96]
ldp x29, x30, [sp, 16]
mov x12, 4800
add sp, sp, x12
.cfi_restore 29
.cfi_restore 30
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE141:
.size verify_error_closedloop, .-verify_error_closedloop
.global new_state
.bss
.align 3
.type new_state, %object
.size new_state, 128
new_state:
.zero 128
.global new_stateFWL
.align 3
.type new_stateFWL, %object
.size new_stateFWL, 128
new_stateFWL:
.zero 128
.global _controller_fxp
.align 3
.type _controller_fxp, %object
.size _controller_fxp, 1040
_controller_fxp:
.zero 1040
.global _controller_double
.align 3
.type _controller_double, %object
.size _controller_double, 1040
_controller_double:
.zero 1040
.text
.align 2
.global ss_system_quantization_error
.type ss_system_quantization_error, %function
ss_system_quantization_error:
.LFB142:
.cfi_startproc
sub sp, sp, #1120
.cfi_def_cfa_offset 1120
stp x29, x30, [sp]
.cfi_offset 29, -1120
.cfi_offset 30, -1112
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 1112]
mov x1, 0
ldr d0, [sp, 24]
scvtf d0, d0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
str d0, [x0, 768]
str wzr, [sp, 40]
b .L1343
.L1346:
str wzr, [sp, 44]
b .L1344
.L1345:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1344:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1345
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1343:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1346
str wzr, [sp, 40]
b .L1347
.L1350:
str wzr, [sp, 44]
b .L1348
.L1349:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 16
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 16
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1348:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1349
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1347:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1350
str wzr, [sp, 40]
b .L1351
.L1354:
str wzr, [sp, 44]
b .L1352
.L1353:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 32
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 32
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1352:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1353
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1351:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1354
str wzr, [sp, 40]
b .L1355
.L1358:
str wzr, [sp, 44]
b .L1356
.L1357:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 48
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1356:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1357
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1355:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1358
str wzr, [sp, 40]
b .L1359
.L1362:
str wzr, [sp, 44]
b .L1360
.L1361:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 64
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1360:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1361
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1359:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1362
str wzr, [sp, 40]
b .L1363
.L1366:
str wzr, [sp, 44]
b .L1364
.L1365:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 96
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 96
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1364:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1365
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1363:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1366
str wzr, [sp, 40]
b .L1367
.L1370:
str wzr, [sp, 44]
b .L1368
.L1369:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 80
ldr d0, [x0, x1, lsl 3]
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 80
lsl x0, x0, 3
add x1, sp, 72
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1368:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1369
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1367:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1370
str xzr, [sp, 48]
str wzr, [sp, 40]
b .L1371
.L1374:
str wzr, [sp, 44]
b .L1372
.L1373:
adrp x0, new_state
add x0, x0, :lo12:new_state
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1372:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1373
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1371:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1374
bl double_state_space_representation
str d0, [sp, 56]
str wzr, [sp, 40]
b .L1375
.L1378:
str wzr, [sp, 44]
b .L1376
.L1377:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
adrp x0, new_state
add x0, x0, :lo12:new_state
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1376:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1377
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1375:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1378
ldr d0, [sp, 24]
scvtf d0, d0
str d0, [sp, 840]
str wzr, [sp, 40]
b .L1379
.L1382:
str wzr, [sp, 44]
b .L1380
.L1381:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1380:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1381
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1379:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1382
str wzr, [sp, 40]
b .L1383
.L1386:
str wzr, [sp, 44]
b .L1384
.L1385:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 16
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 16
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1384:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1385
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1383:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1386
str wzr, [sp, 40]
b .L1387
.L1390:
str wzr, [sp, 44]
b .L1388
.L1389:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 32
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 32
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1388:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1389
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1387:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1390
str wzr, [sp, 40]
b .L1391
.L1394:
str wzr, [sp, 44]
b .L1392
.L1393:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 48
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1392:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1393
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1391:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1394
str wzr, [sp, 40]
b .L1395
.L1398:
str wzr, [sp, 44]
b .L1396
.L1397:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 64
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1396:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1397
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1395:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1398
str wzr, [sp, 40]
b .L1399
.L1402:
str wzr, [sp, 44]
b .L1400
.L1401:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 96
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 96
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1400:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1401
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1399:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1402
str wzr, [sp, 40]
b .L1403
.L1406:
str wzr, [sp, 44]
b .L1404
.L1405:
ldrsw x0, [sp, 44]
ldrsw x1, [sp, 40]
lsl x1, x1, 2
add x0, x1, x0
add x0, x0, 80
lsl x0, x0, 3
add x1, sp, 72
ldr d0, [x1, x0]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 80
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1404:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1405
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1403:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1406
str wzr, [sp, 40]
b .L1407
.L1410:
str wzr, [sp, 44]
b .L1408
.L1409:
adrp x0, new_stateFWL
add x0, x0, :lo12:new_stateFWL
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1408:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1409
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1407:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1410
bl fxp_state_space_representation
str d0, [sp, 64]
str wzr, [sp, 40]
b .L1411
.L1414:
str wzr, [sp, 44]
b .L1412
.L1413:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
adrp x0, new_stateFWL
add x0, x0, :lo12:new_stateFWL
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1412:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1413
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1411:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1414
ldr d1, [sp, 56]
ldr d0, [sp, 64]
fsub d0, d1, d0
str d0, [sp, 48]
ldr d0, [sp, 48]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 1112]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L1416
bl __stack_chk_fail
.L1416:
ldp x29, x30, [sp]
add sp, sp, 1120
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE142:
.size ss_system_quantization_error, .-ss_system_quantization_error
.align 2
.global fxp_ss_closed_loop_quantization_error
.type fxp_ss_closed_loop_quantization_error, %function
fxp_ss_closed_loop_quantization_error:
.LFB143:
.cfi_startproc
sub sp, sp, #1088
.cfi_def_cfa_offset 1088
stp x29, x30, [sp]
.cfi_offset 29, -1088
.cfi_offset 30, -1080
mov x29, sp
str d0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 1080]
mov x1, 0
strh wzr, [sp, 42]
str wzr, [sp, 44]
b .L1418
.L1422:
str wzr, [sp, 48]
b .L1419
.L1421:
adrp x0, _controller_fxp
add x0, x0, :lo12:_controller_fxp
ldr w1, [sp, 48]
ldr w2, [sp, 44]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
ldr d0, [x0, x1, lsl 3]
fcmp d0, #0.0
beq .L1420
mov w0, 1
strh w0, [sp, 42]
.L1420:
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1419:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 48]
cmp w0, w1
bcc .L1421
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1418:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 44]
cmp w0, w1
bcc .L1422
str wzr, [sp, 44]
b .L1423
.L1426:
str wzr, [sp, 48]
b .L1424
.L1425:
ldr w0, [sp, 48]
ldr w1, [sp, 44]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 56
str xzr, [x1, x0]
ldr w0, [sp, 48]
ldr w1, [sp, 44]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 440
str xzr, [x1, x0]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1424:
ldr w0, [sp, 48]
cmp w0, 3
bls .L1425
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1423:
ldr w0, [sp, 44]
cmp w0, 3
bls .L1426
str wzr, [sp, 44]
b .L1427
.L1428:
ldr w0, [sp, 44]
lsl x0, x0, 5
add x1, sp, 56
ldr d0, [sp, 24]
str d0, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1427:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 44]
cmp w0, w1
bcc .L1428
str wzr, [sp, 44]
b .L1429
.L1430:
ldr w0, [sp, 44]
lsl x0, x0, 5
add x1, sp, 568
str xzr, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1429:
ldr w0, [sp, 44]
cmp w0, 3
bls .L1430
str wzr, [sp, 44]
b .L1431
.L1432:
adrp x0, _controller_fxp
add x0, x0, :lo12:_controller_fxp
ldr w1, [sp, 44]
add x1, x1, 112
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldr w0, [sp, 44]
lsl x0, x0, 3
add x1, sp, 440
str x2, [x1, x0]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1431:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 44]
cmp w0, w1
bcc .L1432
str wzr, [sp, 44]
b .L1433
.L1436:
str wzr, [sp, 48]
b .L1434
.L1435:
ldr w0, [sp, 48]
ldr w1, [sp, 44]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 184
str xzr, [x1, x0]
ldr w0, [sp, 48]
ldr w1, [sp, 44]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 312
str xzr, [x1, x0]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1434:
ldr w0, [sp, 48]
cmp w0, 3
bls .L1435
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1433:
ldr w0, [sp, 44]
cmp w0, 3
bls .L1436
str wzr, [sp, 52]
b .L1437
.L1438:
adrp x0, _controller_fxp
add x1, x0, :lo12:_controller_fxp
ldr w0, [sp, 52]
add x0, x0, 16
lsl x0, x0, 5
add x0, x1, x0
ldr d0, [x0]
bl fxp_double_to_fxp
mov x2, x0
ldr w0, [sp, 52]
lsl x0, x0, 5
add x1, sp, 568
str x2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1437:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 52]
cmp w0, w1
bcc .L1438
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
add x2, sp, 696
add x1, sp, 568
add x0, sp, 440
mov x6, x2
mov x5, x1
mov x4, x0
mov w3, 1
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 52]
b .L1439
.L1440:
ldr w0, [sp, 52]
lsl x0, x0, 5
add x1, sp, 56
ldr d0, [x1, x0]
fcvtzs x0, d0
bl fxp_quantize
scvtf d0, x0
bl fxp_double_to_fxp
mov x2, x0
ldr w0, [sp, 52]
lsl x0, x0, 5
add x1, sp, 824
str x2, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1439:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 52]
cmp w0, w1
bcc .L1440
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 952
add x1, sp, 696
add x0, sp, 824
mov x4, x2
mov x3, x1
mov x2, x0
mov w1, 1
mov w0, w5
bl fxp_sub_matrix
str wzr, [sp, 52]
b .L1441
.L1442:
ldr w0, [sp, 52]
lsl x0, x0, 5
add x1, sp, 952
ldr x0, [x1, x0]
bl fxp_quantize
bl fxp_to_double
adrp x0, _controller_fxp
add x1, x0, :lo12:_controller_fxp
ldr w0, [sp, 52]
add x0, x0, 24
lsl x0, x0, 5
add x0, x1, x0
str d0, [x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1441:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 52]
cmp w0, w1
bcc .L1442
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 184
mov x6, x0
adrp x0, _controller_fxp+512
add x5, x0, :lo12:_controller_fxp+512
adrp x0, _controller_fxp+256
add x4, x0, :lo12:_controller_fxp+256
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
ldrh w0, [sp, 42]
cmp w0, 1
bne .L1443
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 312
mov x6, x0
adrp x0, _controller_fxp+768
add x5, x0, :lo12:_controller_fxp+768
adrp x0, _controller_fxp+384
add x4, x0, :lo12:_controller_fxp+384
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
.L1443:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 312
add x1, sp, 184
adrp x0, _controller_fxp+640
add x4, x0, :lo12:_controller_fxp+640
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 184
mov x6, x0
adrp x0, _controller_fxp+512
add x5, x0, :lo12:_controller_fxp+512
adrp x0, _controller_fxp
add x4, x0, :lo12:_controller_fxp
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 312
mov x6, x0
adrp x0, _controller_fxp+768
add x5, x0, :lo12:_controller_fxp+768
adrp x0, _controller_fxp+128
add x4, x0, :lo12:_controller_fxp+128
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
add x2, sp, 312
add x1, sp, 184
adrp x0, _controller_fxp+512
add x4, x0, :lo12:_controller_fxp+512
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, _controller_fxp
add x0, x0, :lo12:_controller_fxp
ldr d0, [x0, 640]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 1080]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L1445
bl __stack_chk_fail
.L1445:
ldp x29, x30, [sp]
add sp, sp, 1088
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE143:
.size fxp_ss_closed_loop_quantization_error, .-fxp_ss_closed_loop_quantization_error
.align 2
.global ss_closed_loop_quantization_error
.type ss_closed_loop_quantization_error, %function
ss_closed_loop_quantization_error:
.LFB144:
.cfi_startproc
stp x29, x30, [sp, -448]!
.cfi_def_cfa_offset 448
.cfi_offset 29, -448
.cfi_offset 30, -440
mov x29, sp
str d0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 440]
mov x1, 0
strh wzr, [sp, 46]
str wzr, [sp, 48]
b .L1447
.L1451:
str wzr, [sp, 52]
b .L1448
.L1450:
adrp x0, _controller_double
add x0, x0, :lo12:_controller_double
ldr w1, [sp, 52]
ldr w2, [sp, 48]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
ldr d0, [x0, x1, lsl 3]
fcmp d0, #0.0
beq .L1449
mov w0, 1
strh w0, [sp, 46]
.L1449:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1448:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 52]
cmp w0, w1
bcc .L1450
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1447:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 48]
cmp w0, w1
bcc .L1451
str wzr, [sp, 48]
b .L1452
.L1455:
str wzr, [sp, 52]
b .L1453
.L1454:
ldr w0, [sp, 52]
ldr w1, [sp, 48]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 56
ldr d0, [sp, 24]
str d0, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1453:
ldr w0, [sp, 52]
cmp w0, 0
beq .L1454
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1452:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 48]
cmp w0, w1
bcc .L1455
str wzr, [sp, 48]
b .L1456
.L1459:
str wzr, [sp, 52]
b .L1457
.L1458:
ldr w0, [sp, 52]
ldr w1, [sp, 48]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 184
str xzr, [x1, x0]
ldr w0, [sp, 52]
ldr w1, [sp, 48]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 312
str xzr, [x1, x0]
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L1457:
ldr w0, [sp, 52]
cmp w0, 3
bls .L1458
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L1456:
ldr w0, [sp, 48]
cmp w0, 3
bls .L1459
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 184
mov x6, x0
adrp x0, _controller_double+512
add x5, x0, :lo12:_controller_double+512
adrp x0, _controller_double+896
add x4, x0, :lo12:_controller_double+896
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 184
add x1, sp, 56
adrp x0, _controller_double+768
add x4, x0, :lo12:_controller_double+768
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_sub_matrix
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 184
mov x6, x0
adrp x0, _controller_double+512
add x5, x0, :lo12:_controller_double+512
adrp x0, _controller_double+256
add x4, x0, :lo12:_controller_double+256
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
ldrh w0, [sp, 46]
cmp w0, 1
bne .L1460
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 312
mov x6, x0
adrp x0, _controller_double+768
add x5, x0, :lo12:_controller_double+768
adrp x0, _controller_double+384
add x4, x0, :lo12:_controller_double+384
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
.L1460:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w5, w0
add x2, sp, 312
add x1, sp, 184
adrp x0, _controller_double+640
add x4, x0, :lo12:_controller_double+640
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
add x0, sp, 184
mov x6, x0
adrp x0, _controller_double+512
add x5, x0, :lo12:_controller_double+512
adrp x0, _controller_double
add x4, x0, :lo12:_controller_double
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w2, w0
add x0, sp, 312
mov x6, x0
adrp x0, _controller_double+768
add x5, x0, :lo12:_controller_double+768
adrp x0, _controller_double+128
add x4, x0, :lo12:_controller_double+128
mov w3, 1
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
add x2, sp, 312
add x1, sp, 184
adrp x0, _controller_double+512
add x4, x0, :lo12:_controller_double+512
mov x3, x2
mov x2, x1
mov w1, 1
mov w0, w5
bl double_add_matrix
adrp x0, _controller_double
add x0, x0, :lo12:_controller_double
ldr d0, [x0, 640]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 440]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L1462
bl __stack_chk_fail
.L1462:
ldp x29, x30, [sp], 448
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE144:
.size ss_closed_loop_quantization_error, .-ss_closed_loop_quantization_error
.section .rodata
.align 3
.LC54:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_error_state_space.h"
.align 3
.LC55:
.string "__quant_error < error_limit && __quant_error > ((-1)*error_limit)"
.text
.align 2
.global verify_error_state_space
.type verify_error_state_space, %function
verify_error_state_space:
.LFB145:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str d8, [sp, 16]
.cfi_offset 72, -80
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
str wzr, [sp, 40]
b .L1464
.L1467:
str wzr, [sp, 44]
b .L1465
.L1466:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
adrp x0, new_state
add x0, x0, :lo12:new_state
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1465:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1466
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1464:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1467
str wzr, [sp, 40]
b .L1468
.L1471:
str wzr, [sp, 44]
b .L1469
.L1470:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 64
ldr d0, [x0, x1, lsl 3]
adrp x0, new_stateFWL
add x0, x0, :lo12:new_stateFWL
ldrsw x1, [sp, 44]
ldrsw x2, [sp, 40]
lsl x2, x2, 2
add x1, x2, x1
str d0, [x0, x1, lsl 3]
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1469:
ldr w0, [sp, 44]
cmp w0, 0
ble .L1470
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1468:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L1471
adrp x0, _controller_fxp
add x1, x0, :lo12:_controller_fxp
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
mov x3, x1
mov x1, x0
mov x0, 1040
mov x2, x0
mov x0, x3
bl memcpy
adrp x0, _controller_double
add x1, x0, :lo12:_controller_double
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
mov x3, x1
mov x1, x0
mov x0, 1040
mov x2, x0
mov x0, x3
bl memcpy
adrp x0, overflow_mode
add x0, x0, :lo12:overflow_mode
str wzr, [x0]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 16]
bl fxp_double_to_fxp
str x0, [sp, 48]
adrp x0, impl
add x0, x0, :lo12:impl
ldr d0, [x0, 8]
bl fxp_double_to_fxp
str x0, [sp, 56]
bl nondet_double
str d0, [sp, 64]
ldr d0, [sp, 48]
scvtf d0, d0
ldr d1, [sp, 64]
fcmpe d1, d0
bge .L1494
b .L1472
.L1494:
ldr d0, [sp, 56]
scvtf d0, d0
ldr d1, [sp, 64]
fcmpe d1, d0
bls .L1495
b .L1472
.L1495:
mov w0, 1
b .L1475
.L1472:
mov w0, 0
.L1475:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
str wzr, [sp, 40]
b .L1476
.L1477:
ldr d0, [sp, 64]
fcvtzs d0, d0
ldrsw x0, [sp, 40]
lsl x0, x0, 3
add x1, sp, 80
str d0, [x1, x0]
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1476:
ldr w0, [sp, 40]
cmp w0, 0
blt .L1477
adrp x0, :got:closed_loop
ldr x0, [x0, #:got_lo12:closed_loop]
ldr w0, [x0]
cmp w0, 0
beq .L1478
str wzr, [sp, 40]
b .L1479
.L1484:
ldrsw x0, [sp, 40]
lsl x0, x0, 3
add x1, sp, 80
ldr d0, [x1, x0]
scvtf d0, d0
bl ss_closed_loop_quantization_error
fmov d8, d0
ldrsw x0, [sp, 40]
lsl x0, x0, 3
add x1, sp, 80
ldr d0, [x1, x0]
scvtf d0, d0
bl fxp_ss_closed_loop_quantization_error
fsub d0, d8, d0
str d0, [sp, 72]
adrp x0, :got:error_limit
ldr x0, [x0, #:got_lo12:error_limit]
ldr d0, [x0]
ldr d1, [sp, 72]
fcmpe d1, d0
bmi .L1496
b .L1480
.L1496:
adrp x0, :got:error_limit
ldr x0, [x0, #:got_lo12:error_limit]
ldr d0, [x0]
fneg d0, d0
ldr d1, [sp, 72]
fcmpe d1, d0
bgt .L1483
.L1480:
adrp x0, __PRETTY_FUNCTION__.4
add x3, x0, :lo12:__PRETTY_FUNCTION__.4
mov w2, 354
adrp x0, .LC54
add x1, x0, :lo12:.LC54
adrp x0, .LC55
add x0, x0, :lo12:.LC55
bl __assert_fail
.L1483:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1479:
ldr w0, [sp, 40]
cmp w0, 0
blt .L1484
b .L1485
.L1478:
str wzr, [sp, 40]
b .L1486
.L1491:
ldrsw x0, [sp, 40]
lsl x0, x0, 3
add x1, sp, 80
ldr x0, [x1, x0]
bl ss_system_quantization_error
str d0, [sp, 72]
adrp x0, :got:error_limit
ldr x0, [x0, #:got_lo12:error_limit]
ldr d0, [x0]
ldr d1, [sp, 72]
fcmpe d1, d0
bmi .L1497
b .L1487
.L1497:
adrp x0, :got:error_limit
ldr x0, [x0, #:got_lo12:error_limit]
ldr d0, [x0]
fneg d0, d0
ldr d1, [sp, 72]
fcmpe d1, d0
bgt .L1490
.L1487:
adrp x0, __PRETTY_FUNCTION__.4
add x3, x0, :lo12:__PRETTY_FUNCTION__.4
mov w2, 361
adrp x0, .LC54
add x1, x0, :lo12:.LC54
adrp x0, .LC55
add x0, x0, :lo12:.LC55
bl __assert_fail
.L1490:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L1486:
ldr w0, [sp, 40]
cmp w0, 0
blt .L1491
.L1485:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 88]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1493
bl __stack_chk_fail
.L1493:
mov w0, w1
ldr d8, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE145:
.size verify_error_state_space, .-verify_error_state_space
.align 2
.global fxp_ss_closed_loop_safety
.type fxp_ss_closed_loop_safety, %function
fxp_ss_closed_loop_safety:
.LFB146:
.cfi_startproc
sub sp, sp, #816
.cfi_def_cfa_offset 816
stp x29, x30, [sp]
.cfi_offset 29, -816
.cfi_offset 30, -808
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 808]
mov x1, 0
strh wzr, [sp, 30]
str wzr, [sp, 36]
b .L1499
.L1503:
str wzr, [sp, 32]
b .L1500
.L1502:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr w1, [sp, 32]
ldr w2, [sp, 36]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 48
ldr d0, [x0, x1, lsl 3]
fcmp d0, #0.0
beq .L1501
mov w0, 1
strh w0, [sp, 30]
.L1501:
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1500:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 32]
cmp w0, w1
bcc .L1502
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1499:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 36]
cmp w0, w1
bcc .L1503
str wzr, [sp, 36]
b .L1504
.L1507:
str wzr, [sp, 32]
b .L1505
.L1506:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr w1, [sp, 32]
ldr w2, [sp, 36]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 96
ldr d0, [x0, x1, lsl 3]
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str d0, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1505:
ldr w0, [sp, 32]
cmp w0, 0
beq .L1506
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1504:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 36]
cmp w0, w1
bcc .L1507
str wzr, [sp, 36]
b .L1508
.L1511:
str wzr, [sp, 32]
b .L1509
.L1510:
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1509:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 32]
cmp w0, w1
bcc .L1510
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1508:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 36]
cmp w0, w1
bcc .L1511
str wzr, [sp, 36]
b .L1512
.L1515:
str wzr, [sp, 32]
b .L1513
.L1514:
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 552
str xzr, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1513:
ldr w0, [sp, 32]
cmp w0, 0
beq .L1514
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1512:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 36]
cmp w0, w1
bcc .L1515
str wzr, [sp, 36]
b .L1516
.L1519:
str wzr, [sp, 32]
b .L1517
.L1518:
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str xzr, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1517:
ldr w0, [sp, 32]
cmp w0, 3
bls .L1518
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1516:
ldr w0, [sp, 36]
cmp w0, 3
bls .L1519
str wzr, [sp, 36]
b .L1520
.L1523:
str wzr, [sp, 32]
b .L1521
.L1522:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr w1, [sp, 32]
ldr w2, [sp, 36]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 112
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str x2, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1521:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 32]
cmp w0, w1
bcc .L1522
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1520:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w1, w0
ldr w0, [sp, 36]
cmp w0, w1
bcc .L1523
str wzr, [sp, 36]
b .L1524
.L1527:
str wzr, [sp, 32]
b .L1525
.L1526:
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str xzr, [x1, x0]
ldr w0, [sp, 32]
ldr w1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str xzr, [x1, x0]
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
.L1525:
ldr w0, [sp, 32]
cmp w0, 3
bls .L1526
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1524:
ldr w0, [sp, 36]
cmp w0, 3
bls .L1527
mov w0, 1
str w0, [sp, 36]
nop
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldr d0, [x0, 640]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 808]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L1529
bl __stack_chk_fail
.L1529:
ldp x29, x30, [sp]
add sp, sp, 816
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE146:
.size fxp_ss_closed_loop_safety, .-fxp_ss_closed_loop_safety
.section .rodata
.align 3
.LC56:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_safety_state_space.h"
.align 3
.LC57:
.string "output_double <= error_limit"
.text
.align 2
.global verify_safety_state_space
.type verify_safety_state_space, %function
verify_safety_state_space:
.LFB147:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
bl fxp_ss_closed_loop_safety
fcvtzs d0, d0
str d0, [sp, 16]
ldr x0, [sp, 16]
bl fxp_to_double
str d0, [sp, 24]
adrp x0, :got:error_limit
ldr x0, [x0, #:got_lo12:error_limit]
ldr d0, [x0]
ldr d1, [sp, 24]
fcmpe d1, d0
bls .L1531
adrp x0, __PRETTY_FUNCTION__.3
add x3, x0, :lo12:__PRETTY_FUNCTION__.3
mov w2, 140
adrp x0, .LC56
add x1, x0, :lo12:.LC56
adrp x0, .LC57
add x0, x0, :lo12:.LC57
bl __assert_fail
.L1531:
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE147:
.size verify_safety_state_space, .-verify_safety_state_space
.section .rodata
.align 3
.LC58:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_controllability.h"
.align 3
.LC59:
.string "determinant(controllabilityMatrix_double,nStates) != 0"
.text
.align 2
.global verify_controllability
.type verify_controllability, %function
verify_controllability:
.LFB148:
.cfi_startproc
sub sp, sp, #944
.cfi_def_cfa_offset 944
stp x29, x30, [sp]
.cfi_offset 29, -944
.cfi_offset 30, -936
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 936]
mov x1, 0
str wzr, [sp, 24]
b .L1534
.L1537:
str wzr, [sp, 28]
b .L1535
.L1536:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 552
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1535:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1536
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1534:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1537
str wzr, [sp, 24]
b .L1538
.L1541:
str wzr, [sp, 28]
b .L1539
.L1540:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 28]
ldrsw x2, [sp, 24]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str x2, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1539:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1540
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1538:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1541
str wzr, [sp, 24]
b .L1542
.L1545:
str wzr, [sp, 28]
b .L1543
.L1544:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 28]
ldrsw x2, [sp, 24]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 16
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str x2, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1543:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1544
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1542:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1545
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
cmp w0, 1
ble .L1546
str wzr, [sp, 32]
str wzr, [sp, 28]
b .L1547
.L1552:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w1, [sp, 32]
add x2, sp, 424
add x0, sp, 40
mov x4, x2
mov w3, w1
mov x2, x0
mov w1, w6
mov w0, w5
bl fxp_exp_matrix
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w3, w0
add x2, sp, 552
add x1, sp, 168
add x0, sp, 424
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 36]
b .L1548
.L1551:
str wzr, [sp, 24]
b .L1549
.L1550:
ldrsw x0, [sp, 36]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 552
ldr x2, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str x2, [x1, x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1549:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1550
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1548:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 36]
cmp w1, w0
blt .L1551
.L1547:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1552
str wzr, [sp, 24]
b .L1553
.L1556:
str wzr, [sp, 28]
b .L1554
.L1555:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1554:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1555
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1553:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1556
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w2, [x0]
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w3, w1, w0
add x1, sp, 424
add x0, sp, 296
bl fxp_transpose
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
mov w9, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w3, w0
add x2, sp, 808
add x1, sp, 424
add x0, sp, 296
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 24]
b .L1557
.L1560:
str wzr, [sp, 28]
b .L1558
.L1559:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 808
ldr x0, [x1, x0]
bl fxp_to_double
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str d0, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1558:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1559
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1557:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1560
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 680
bl determinant
fcmp d0, #0.0
bne .L1562
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 91
adrp x0, .LC58
add x1, x0, :lo12:.LC58
adrp x0, .LC59
add x0, x0, :lo12:.LC59
bl __assert_fail
.L1546:
str wzr, [sp, 28]
b .L1563
.L1566:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w1, [sp, 28]
add x2, sp, 424
add x0, sp, 40
mov x4, x2
mov w3, w1
mov x2, x0
mov w1, w6
mov w0, w5
bl fxp_exp_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w3, w0
add x2, sp, 552
add x1, sp, 168
add x0, sp, 424
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 24]
b .L1564
.L1565:
ldrsw x0, [sp, 24]
lsl x0, x0, 5
add x1, sp, 552
ldr x2, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str x2, [x1, x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1564:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1565
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1563:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1566
str wzr, [sp, 24]
b .L1567
.L1570:
str wzr, [sp, 28]
b .L1568
.L1569:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
ldr x0, [x1, x0]
bl fxp_to_double
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str d0, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1568:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1569
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1567:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1570
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 680
bl determinant
fcmp d0, #0.0
bne .L1562
adrp x0, __PRETTY_FUNCTION__.2
add x3, x0, :lo12:__PRETTY_FUNCTION__.2
mov w2, 113
adrp x0, .LC58
add x1, x0, :lo12:.LC58
adrp x0, .LC59
add x0, x0, :lo12:.LC59
bl __assert_fail
.L1562:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 936]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1572
bl __stack_chk_fail
.L1572:
mov w0, w1
ldp x29, x30, [sp]
add sp, sp, 944
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE148:
.size verify_controllability, .-verify_controllability
.section .rodata
.align 3
.LC60:
.string "determinant(mimo_controllabilityMatrix_double,nStates) != 0"
.align 3
.LC61:
.string "determinant(controllabilityMatrix,nStates) != 0"
.text
.align 2
.global verify_controllability_double
.type verify_controllability_double, %function
verify_controllability_double:
.LFB149:
.cfi_startproc
sub sp, sp, #560
.cfi_def_cfa_offset 560
stp x29, x30, [sp]
.cfi_offset 29, -560
.cfi_offset 30, -552
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 552]
mov x1, 0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
cmp w0, 1
ble .L1574
str wzr, [sp, 32]
str wzr, [sp, 28]
b .L1575
.L1580:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w0, [sp, 32]
add x1, sp, 168
mov x4, x1
mov w3, w0
adrp x0, :got:_controller
ldr x2, [x0, #:got_lo12:_controller]
mov w1, w6
mov w0, w5
bl double_exp_matrix
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w3, w0
add x0, sp, 296
add x1, sp, 168
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 128
mov x4, x1
mov w1, w8
mov w0, w7
bl double_matrix_multiplication
str wzr, [sp, 36]
b .L1576
.L1579:
str wzr, [sp, 24]
b .L1577
.L1578:
ldrsw x0, [sp, 36]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
ldr d0, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str d0, [x1, x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1577:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1578
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1576:
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
ldr w1, [sp, 36]
cmp w1, w0
blt .L1579
.L1575:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1580
str wzr, [sp, 24]
b .L1581
.L1584:
str wzr, [sp, 28]
b .L1582
.L1583:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1582:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1583
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1581:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1584
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w2, [x0]
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w3, w1, w0
add x1, sp, 168
add x0, sp, 40
bl transpose
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mul w0, w1, w0
mov w9, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w3, w0
add x2, sp, 424
add x1, sp, 168
add x0, sp, 40
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl double_matrix_multiplication
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 424
bl determinant
fcmp d0, #0.0
bne .L1586
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 154
adrp x0, .LC58
add x1, x0, :lo12:.LC58
adrp x0, .LC60
add x0, x0, :lo12:.LC60
bl __assert_fail
.L1574:
str wzr, [sp, 28]
b .L1587
.L1590:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w0, [sp, 28]
add x1, sp, 168
mov x4, x1
mov w3, w0
adrp x0, :got:_controller
ldr x2, [x0, #:got_lo12:_controller]
mov w1, w6
mov w0, w5
bl double_exp_matrix
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w2, w0
adrp x0, :got:nInputs
ldr x0, [x0, #:got_lo12:nInputs]
ldr w0, [x0]
mov w3, w0
add x0, sp, 296
add x1, sp, 168
mov x6, x0
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
add x5, x0, 128
mov x4, x1
mov w1, w8
mov w0, w7
bl double_matrix_multiplication
str wzr, [sp, 24]
b .L1588
.L1589:
ldrsw x0, [sp, 24]
lsl x0, x0, 5
add x1, sp, 296
ldr d0, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str d0, [x1, x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1588:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1589
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1587:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1590
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 40
bl determinant
fcmp d0, #0.0
bne .L1586
adrp x0, __PRETTY_FUNCTION__.1
add x3, x0, :lo12:__PRETTY_FUNCTION__.1
mov w2, 163
adrp x0, .LC58
add x1, x0, :lo12:.LC58
adrp x0, .LC61
add x0, x0, :lo12:.LC61
bl __assert_fail
.L1586:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 552]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1592
bl __stack_chk_fail
.L1592:
mov w0, w1
ldp x29, x30, [sp]
add sp, sp, 560
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE149:
.size verify_controllability_double, .-verify_controllability_double
.section .rodata
.align 3
.LC62:
.string "/home/yashchopda/Desktop/dsverifier-v2.0.3-esbmc-v4.0-cbmc-5.6/bmc/engine/verify_observability.h"
.align 3
.LC63:
.string "determinant(observabilityMatrix_double,nStates) != 0"
.text
.align 2
.global verify_observability
.type verify_observability, %function
verify_observability:
.LFB150:
.cfi_startproc
sub sp, sp, #944
.cfi_def_cfa_offset 944
stp x29, x30, [sp]
.cfi_offset 29, -944
.cfi_offset 30, -936
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 936]
mov x1, 0
str wzr, [sp, 24]
b .L1594
.L1597:
str wzr, [sp, 28]
b .L1595
.L1596:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 552
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1595:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1596
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1594:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1597
str wzr, [sp, 24]
b .L1598
.L1601:
str wzr, [sp, 28]
b .L1599
.L1600:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 28]
ldrsw x2, [sp, 24]
lsl x2, x2, 2
add x1, x2, x1
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 40
str x2, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1599:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1600
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1598:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1601
str wzr, [sp, 24]
b .L1602
.L1605:
str wzr, [sp, 28]
b .L1603
.L1604:
adrp x0, :got:_controller
ldr x0, [x0, #:got_lo12:_controller]
ldrsw x1, [sp, 28]
ldrsw x2, [sp, 24]
lsl x2, x2, 2
add x1, x2, x1
add x1, x1, 32
ldr d0, [x0, x1, lsl 3]
bl fxp_double_to_fxp
mov x2, x0
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 168
str x2, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1603:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1604
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1602:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1605
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
cmp w0, 1
ble .L1606
str wzr, [sp, 28]
str wzr, [sp, 32]
b .L1607
.L1612:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w1, [sp, 32]
add x2, sp, 424
add x0, sp, 40
mov x4, x2
mov w3, w1
mov x2, x0
mov w1, w6
mov w0, w5
bl fxp_exp_matrix
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w3, w0
add x2, sp, 552
add x1, sp, 424
add x0, sp, 168
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 36]
b .L1608
.L1611:
str wzr, [sp, 24]
b .L1609
.L1610:
ldrsw x0, [sp, 24]
ldrsw x1, [sp, 36]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 552
ldr x2, [x1, x0]
ldrsw x0, [sp, 24]
ldrsw x1, [sp, 28]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str x2, [x1, x0]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1609:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1610
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L1608:
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
ldr w1, [sp, 36]
cmp w1, w0
blt .L1611
.L1607:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 32]
cmp w1, w0
blt .L1612
str wzr, [sp, 24]
b .L1613
.L1616:
str wzr, [sp, 28]
b .L1614
.L1615:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 424
str xzr, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1614:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mul w0, w1, w0
ldr w1, [sp, 28]
cmp w1, w0
blt .L1615
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1613:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1616
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mul w2, w1, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w3, [x0]
add x1, sp, 424
add x0, sp, 296
bl fxp_transpose
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mul w0, w1, w0
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mul w0, w1, w0
mov w9, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w3, w0
add x2, sp, 808
add x1, sp, 296
add x0, sp, 424
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 24]
b .L1617
.L1620:
str wzr, [sp, 28]
b .L1618
.L1619:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 808
ldr x0, [x1, x0]
bl fxp_to_double
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str d0, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1618:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1619
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1617:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1620
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 680
bl determinant
fcmp d0, #0.0
bne .L1622
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 119
adrp x0, .LC62
add x1, x0, :lo12:.LC62
adrp x0, .LC63
add x0, x0, :lo12:.LC63
bl __assert_fail
.L1606:
str wzr, [sp, 24]
b .L1623
.L1626:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w5, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w6, w0
ldr w1, [sp, 24]
add x2, sp, 424
add x0, sp, 40
mov x4, x2
mov w3, w1
mov x2, x0
mov w1, w6
mov w0, w5
bl fxp_exp_matrix
adrp x0, :got:nOutputs
ldr x0, [x0, #:got_lo12:nOutputs]
ldr w0, [x0]
mov w7, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w8, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w9, w0
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
mov w3, w0
add x2, sp, 552
add x1, sp, 424
add x0, sp, 168
mov x6, x2
mov x5, x1
mov x4, x0
mov w2, w9
mov w1, w8
mov w0, w7
bl fxp_matrix_multiplication
str wzr, [sp, 28]
b .L1624
.L1625:
ldrsw x0, [sp, 28]
lsl x0, x0, 3
add x1, sp, 552
ldr x2, [x1, x0]
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
str x2, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1624:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1625
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1623:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1626
str wzr, [sp, 24]
b .L1627
.L1630:
str wzr, [sp, 28]
b .L1628
.L1629:
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 296
ldr x0, [x1, x0]
bl fxp_to_double
ldrsw x0, [sp, 28]
ldrsw x1, [sp, 24]
lsl x1, x1, 2
add x0, x1, x0
lsl x0, x0, 3
add x1, sp, 680
str d0, [x1, x0]
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L1628:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
blt .L1629
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L1627:
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w0, [x0]
ldr w1, [sp, 24]
cmp w1, w0
blt .L1630
adrp x0, :got:nStates
ldr x0, [x0, #:got_lo12:nStates]
ldr w1, [x0]
add x0, sp, 680
bl determinant
fcmp d0, #0.0
bne .L1622
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 134
adrp x0, .LC62
add x1, x0, :lo12:.LC62
adrp x0, .LC63
add x0, x0, :lo12:.LC63
bl __assert_fail
.L1622:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 936]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1632
bl __stack_chk_fail
.L1632:
mov w0, w1
ldp x29, x30, [sp]
add sp, sp, 944
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE150:
.size verify_observability, .-verify_observability
.align 2
.global resp_mag
.type resp_mag, %function
resp_mag:
.LFB151:
.cfi_startproc
stp x29, x30, [sp, -352]!
.cfi_def_cfa_offset 352
.cfi_offset 29, -352
.cfi_offset 30, -344
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
stp x27, x28, [sp, 80]
str d8, [sp, 96]
sub sp, sp, #16
.cfi_offset 19, -336
.cfi_offset 20, -328
.cfi_offset 21, -320
.cfi_offset 22, -312
.cfi_offset 23, -304
.cfi_offset 24, -296
.cfi_offset 25, -288
.cfi_offset 26, -280
.cfi_offset 27, -272
.cfi_offset 28, -264
.cfi_offset 72, -256
str x0, [x29, 232]
str w1, [x29, 228]
str x2, [x29, 216]
str w3, [x29, 224]
str x4, [x29, 208]
str w5, [x29, 204]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 344]
mov x1, 0
mov x0, sp
mov x28, x0
ldr w0, [x29, 204]
add w1, w0, 1
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 264]
sxtw x0, w1
str x0, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x7, x4, 6
orr x7, x0, x7
mov x0, x2
lsl x6, x0, 6
sxtw x0, w1
str x0, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x0, x2
lsr x0, x0, 58
mov x4, x3
lsl x21, x4, 6
orr x21, x0, x21
mov x0, x2
lsl x20, x0, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1634:
cmp sp, x1
beq .L1635
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1634
.L1635:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1636
str xzr, [sp, 1024]
.L1636:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 272]
ldr w0, [x29, 204]
add w0, w0, 1
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 280]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x19, x4, 6
orr x19, x1, x19
mov x1, x2
lsl x18, x1, 6
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x17, x4, 6
orr x17, x1, x17
mov x1, x2
lsl x16, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1637:
cmp sp, x1
beq .L1638
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1637
.L1638:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1639
str xzr, [sp, 1024]
.L1639:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 288]
ldr w0, [x29, 204]
add w0, w0, 1
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 296]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x15, x4, 6
orr x15, x1, x15
mov x1, x2
lsl x14, x1, 6
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 58
lsl x13, x27, 6
orr x13, x1, x13
lsl x12, x26, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1640:
cmp sp, x1
beq .L1641
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1640
.L1641:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1642
str xzr, [sp, 1024]
.L1642:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 304]
ldr w0, [x29, 204]
add w0, w0, 1
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 312]
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 58
lsl x11, x25, 6
orr x11, x1, x11
lsl x10, x24, 6
sxtw x1, w0
mov x22, x1
mov x23, 0
lsr x1, x22, 58
lsl x9, x23, 6
orr x9, x1, x9
lsl x8, x22, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1643:
cmp sp, x1
beq .L1644
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1643
.L1644:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1645
str xzr, [sp, 1024]
.L1645:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 320]
str xzr, [x29, 256]
str wzr, [x29, 252]
b .L1646
.L1651:
ldr x0, [x29, 232]
ldr d0, [x0]
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
str xzr, [x0, x1, lsl 3]
mov w0, 1
str w0, [x29, 248]
b .L1647
.L1648:
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
str d0, [x29, 336]
mov w0, 6
ldr d0, [x29, 256]
bl cosTyl
fmov d1, d0
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d8, d1, d0
mov w0, 6
ldr d0, [x29, 256]
bl sinTyl
fmov d1, d0
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
fsub d1, d8, d0
ldrsw x0, [x29, 248]
lsl x0, x0, 3
ldr x1, [x29, 232]
add x0, x1, x0
ldr d0, [x0]
fadd d0, d1, d0
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
mov w0, 6
ldr d0, [x29, 256]
bl sinTyl
fmov d1, d0
ldr d0, [x29, 336]
fmul d8, d1, d0
mov w0, 6
ldr d0, [x29, 256]
bl cosTyl
fmov d1, d0
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
fadd d0, d8, d0
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 248]
add w0, w0, 1
str w0, [x29, 248]
.L1647:
ldr w1, [x29, 248]
ldr w0, [x29, 228]
cmp w1, w0
blt .L1648
ldr x0, [x29, 216]
ldr d0, [x0]
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
str xzr, [x0, x1, lsl 3]
mov w0, 1
str w0, [x29, 248]
b .L1649
.L1650:
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
str d0, [x29, 336]
mov w0, 6
ldr d0, [x29, 256]
bl cosTyl
fmov d1, d0
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d8, d1, d0
mov w0, 6
ldr d0, [x29, 256]
bl sinTyl
fmov d1, d0
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
fsub d1, d8, d0
ldrsw x0, [x29, 248]
lsl x0, x0, 3
ldr x1, [x29, 216]
add x0, x1, x0
ldr d0, [x0]
fadd d0, d1, d0
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
mov w0, 6
ldr d0, [x29, 256]
bl sinTyl
fmov d1, d0
ldr d0, [x29, 336]
fmul d8, d1, d0
mov w0, 6
ldr d0, [x29, 256]
bl cosTyl
fmov d1, d0
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d1, d0
fadd d0, d8, d0
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
str d0, [x0, x1, lsl 3]
ldr w0, [x29, 248]
add w0, w0, 1
str w0, [x29, 248]
.L1649:
ldr w1, [x29, 248]
ldr w0, [x29, 224]
cmp w1, w0
blt .L1650
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
ldr d1, [x0, x1, lsl 3]
ldr x0, [x29, 272]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d1, d1, d0
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
ldr d2, [x0, x1, lsl 3]
ldr x0, [x29, 288]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
fadd d0, d1, d0
fcvt s0, d0
bl sqrt3
ldrsw x0, [x29, 252]
lsl x0, x0, 3
ldr x1, [x29, 208]
add x0, x1, x0
fcvt d0, s0
str d0, [x0]
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
ldr d1, [x0, x1, lsl 3]
ldr x0, [x29, 304]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d1, d1, d0
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
ldr d2, [x0, x1, lsl 3]
ldr x0, [x29, 320]
ldrsw x1, [x29, 252]
ldr d0, [x0, x1, lsl 3]
fmul d0, d2, d0
fadd d0, d1, d0
fcvt s0, d0
bl sqrt3
fcvt d0, s0
str d0, [x29, 328]
ldr d0, [x29, 328]
fcmp d0, #0.0
cset w0, ne
and w0, w0, 255
bl __DSVERIFIER_assume
ldrsw x0, [x29, 252]
lsl x0, x0, 3
ldr x1, [x29, 208]
add x0, x1, x0
ldr d1, [x0]
ldrsw x0, [x29, 252]
lsl x0, x0, 3
ldr x1, [x29, 208]
add x0, x1, x0
ldr d0, [x29, 328]
fdiv d0, d1, d0
str d0, [x0]
ldr w0, [x29, 204]
scvtf d0, w0
adrp x0, .LC64
ldr d1, [x0, #:lo12:.LC64]
fdiv d0, d1, d0
ldr d1, [x29, 256]
fadd d0, d1, d0
str d0, [x29, 256]
ldr w0, [x29, 252]
add w0, w0, 1
str w0, [x29, 252]
.L1646:
ldr d0, [x29, 256]
adrp x0, .LC64
ldr d1, [x0, #:lo12:.LC64]
fcmpe d0, d1
bls .L1651
mov sp, x28
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [x29, 344]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L1652
bl __stack_chk_fail
.L1652:
mov sp, x29
ldr d8, [sp, 96]
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x27, x28, [sp, 80]
ldp x29, x30, [sp], 352
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_restore 72
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE151:
.size resp_mag, .-resp_mag
.section .rodata
.align 3
.LC65:
.string "|----------------Passband Failure-------------|"
.align 3
.LC66:
.string "|-------------Cutoff Frequency Failure--------|"
.align 3
.LC67:
.string "|----------------Stopband Failure-------------|"
.text
.align 2
.global verify_magnitude
.type verify_magnitude, %function
verify_magnitude:
.LFB152:
.cfi_startproc
stp x29, x30, [sp, -336]!
.cfi_def_cfa_offset 336
.cfi_offset 29, -336
.cfi_offset 30, -328
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -320
.cfi_offset 20, -312
.cfi_offset 21, -304
.cfi_offset 22, -296
.cfi_offset 23, -288
.cfi_offset 24, -280
.cfi_offset 25, -272
.cfi_offset 26, -264
.cfi_offset 27, -256
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 328]
mov x1, 0
mov x0, sp
mov x19, x0
mov w0, 100
str w0, [x29, 228]
ldr w0, [x29, 228]
scvtf d0, w0
fmov d1, 1.0e+0
fdiv d0, d1, d0
str d0, [x29, 240]
ldr w0, [x29, 228]
add w1, w0, 1
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 248]
sxtw x0, w1
mov x4, x0
mov x5, 0
lsr x0, x4, 58
lsl x3, x5, 6
orr x3, x0, x3
lsl x2, x4, 6
sxtw x0, w1
mov x8, x0
mov x9, 0
lsr x0, x8, 58
lsl x7, x9, 6
orr x7, x0, x7
lsl x6, x8, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x1, x0, 4
and x0, x1, -65536
sub x0, sp, x0
.L1654:
cmp sp, x0
beq .L1655
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1654
.L1655:
and x0, x1, 65535
sub sp, sp, x0
str xzr, [sp]
and x0, x1, 65535
cmp x0, 1024
bcc .L1656
str xzr, [sp, 1024]
.L1656:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 256]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 800]
sxtw x0, w1
sub x0, x0, #1
str x0, [x29, 264]
sxtw x0, w1
mov x16, x0
mov x17, 0
lsr x0, x16, 58
lsl x11, x17, 6
orr x11, x0, x11
lsl x10, x16, 6
sxtw x0, w1
mov x14, x0
mov x15, 0
lsr x0, x14, 58
lsl x13, x15, 6
orr x13, x0, x13
lsl x12, x14, 6
sxtw x0, w1
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1657:
cmp sp, x1
beq .L1658
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1657
.L1658:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1659
str xzr, [sp, 1024]
.L1659:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 272]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 272]
adrp x0, ds
add x0, x0, :lo12:ds
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 280]
sxtw x1, w0
str x1, [x29, 176]
str xzr, [x29, 184]
ldp x2, x3, [x29, 176]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 216]
ldr x4, [x29, 216]
orr x1, x1, x4
str x1, [x29, 216]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 208]
sxtw x1, w0
str x1, [x29, 160]
str xzr, [x29, 168]
ldp x2, x3, [x29, 160]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x4, x4, 6
str x4, [x29, 200]
ldr x4, [x29, 200]
orr x1, x1, x4
str x1, [x29, 200]
mov x1, x2
lsl x1, x1, 6
str x1, [x29, 192]
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1660:
cmp sp, x1
beq .L1661
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1660
.L1661:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1662
str xzr, [sp, 1024]
.L1662:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 288]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
mov w2, w0
ldr x1, [x29, 272]
ldr x0, [x29, 288]
bl fxp_to_double_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 296]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x27, x4, 6
orr x27, x1, x27
mov x1, x2
lsl x26, x1, 6
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x25, x4, 6
orr x25, x1, x25
mov x1, x2
lsl x24, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1663:
cmp sp, x1
beq .L1664
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1663
.L1664:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1665
str xzr, [sp, 1024]
.L1665:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 304]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 304]
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl fxp_double_to_fxp_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 312]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x23, x4, 6
orr x23, x1, x23
mov x1, x2
lsl x22, x1, 6
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 58
mov x4, x3
lsl x21, x4, 6
orr x21, x1, x21
mov x1, x2
lsl x20, x1, 6
sxtw x0, w0
lsl x0, x0, 3
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L1666:
cmp sp, x1
beq .L1667
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L1666
.L1667:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L1668
str xzr, [sp, 1024]
.L1668:
add x0, sp, 16
add x0, x0, 7
lsr x0, x0, 3
lsl x0, x0, 3
str x0, [x29, 320]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
mov w2, w0
ldr x1, [x29, 304]
ldr x0, [x29, 320]
bl fxp_to_double_array
adrp x0, ds
add x0, x0, :lo12:ds
ldr w1, [x0, 1608]
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w5, [x29, 228]
ldr x4, [x29, 256]
mov w3, w0
adrp x0, ds
add x2, x0, :lo12:ds
adrp x0, ds+808
add x0, x0, :lo12:ds+808
bl resp_mag
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr w0, [x0, 24]
cmp w0, 1
bne .L1669
str wzr, [x29, 224]
str xzr, [x29, 232]
b .L1670
.L1677:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 12]
fcvt d0, s0
ldr d1, [x29, 232]
fcmpe d1, d0
bls .L1690
b .L1696
.L1690:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0]
fcvt d0, s0
fcmpe d1, d0
cset w0, ge
and w2, w0, 255
adrp x0, .LC65
add x1, x0, :lo12:.LC65
mov w0, w2
bl __DSVERIFIER_assert_msg
b .L1673
.L1696:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 16]
fcvt d0, s0
ldr d1, [x29, 232]
fcmp d1, d0
bne .L1674
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 8]
fcvt d0, s0
fcmpe d1, d0
cset w0, ls
and w2, w0, 255
adrp x0, .LC66
add x1, x0, :lo12:.LC66
mov w0, w2
bl __DSVERIFIER_assert_msg
b .L1673
.L1674:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 20]
fcvt d0, s0
ldr d1, [x29, 232]
fcmpe d1, d0
bge .L1691
b .L1673
.L1691:
ldr d1, [x29, 232]
fmov d0, 1.0e+0
fcmpe d1, d0
bls .L1692
b .L1673
.L1692:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 4]
fcvt d0, s0
fcmpe d1, d0
cset w0, ls
and w2, w0, 255
adrp x0, .LC67
add x1, x0, :lo12:.LC67
mov w0, w2
bl __DSVERIFIER_assert_msg
.L1673:
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
ldr d1, [x29, 232]
ldr d0, [x29, 240]
fadd d0, d1, d0
str d0, [x29, 232]
.L1670:
ldr d1, [x29, 232]
fmov d0, 1.0e+0
fcmpe d1, d0
bls .L1677
b .L1678
.L1669:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr w0, [x0, 24]
cmp w0, 2
bne .L1679
str wzr, [x29, 224]
str xzr, [x29, 232]
b .L1680
.L1687:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 20]
fcvt d0, s0
ldr d1, [x29, 232]
fcmpe d1, d0
bls .L1693
b .L1697
.L1693:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 4]
fcvt d0, s0
fcmpe d1, d0
cset w0, ls
and w2, w0, 255
adrp x0, .LC67
add x1, x0, :lo12:.LC67
mov w0, w2
bl __DSVERIFIER_assert_msg
b .L1683
.L1697:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 16]
fcvt d0, s0
ldr d1, [x29, 232]
fcmp d1, d0
bne .L1684
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 8]
fcvt d0, s0
fcmpe d1, d0
cset w0, ls
and w2, w0, 255
adrp x0, .LC66
add x1, x0, :lo12:.LC66
mov w0, w2
bl __DSVERIFIER_assert_msg
b .L1683
.L1684:
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0, 12]
fcvt d0, s0
ldr d1, [x29, 232]
fcmpe d1, d0
bgt .L1694
b .L1683
.L1694:
ldr d1, [x29, 232]
fmov d0, 1.0e+0
fcmpe d1, d0
bls .L1695
b .L1683
.L1695:
ldr x0, [x29, 256]
ldrsw x1, [x29, 224]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:filter
ldr x0, [x0, #:got_lo12:filter]
ldr s0, [x0]
fcvt d0, s0
fcmpe d1, d0
cset w0, ge
and w2, w0, 255
adrp x0, .LC65
add x1, x0, :lo12:.LC65
mov w0, w2
bl __DSVERIFIER_assert_msg
.L1683:
ldr w0, [x29, 224]
add w0, w0, 1
str w0, [x29, 224]
ldr d1, [x29, 232]
ldr d0, [x29, 240]
fadd d0, d1, d0
str d0, [x29, 232]
.L1680:
ldr d1, [x29, 232]
fmov d0, 1.0e+0
fcmpe d1, d0
bls .L1687
b .L1678
.L1679:
mov w0, 0
bl __DSVERIFIER_assert
.L1678:
mov w0, 0
mov sp, x19
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 328]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L1689
bl __stack_chk_fail
.L1689:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 336
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE152:
.size verify_magnitude, .-verify_magnitude
.global plant_cbmc
.bss
.align 3
.type plant_cbmc, %object
.size plant_cbmc, 3224
plant_cbmc:
.zero 3224
.text
.align 2
.global main
.type main, %function
main:
.LFB153:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
bl initialization
bl validation
adrp x0, rounding_mode
add x0, x0, :lo12:rounding_mode
mov w1, 1
str w1, [x0]
adrp x0, verify_limit_cycle
add x0, x0, :lo12:verify_limit_cycle
bl call_verification_task
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE153:
.size main, .-main
.section .rodata
.align 3
.LC68:
.string "\n\n****************************************************************************"
.align 3
.LC69:
.string "* set (ds and impl) parameters to check with DSVerifier *"
.align 3
.LC70:
.string "****************************************************************************"
.text
.align 2
.global validation
.type validation, %function
validation:
.LFB154:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
cmp w0, 0
beq .L1701
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
cmp w0, 0
bne .L1702
.L1701:
adrp x0, .LC68
add x0, x0, :lo12:.LC68
bl puts
adrp x0, .LC69
add x0, x0, :lo12:.LC69
bl puts
adrp x0, .LC70
add x0, x0, :lo12:.LC70
bl puts
mov w0, 0
bl __DSVERIFIER_assert
.L1702:
adrp x0, X_SIZE_VALUE
add x0, x0, :lo12:X_SIZE_VALUE
mov w1, 15
str w1, [x0]
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE154:
.size validation, .-validation
.align 2
.global call_verification_task
.type call_verification_task, %function
call_verification_task:
.LFB155:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 24]
str wzr, [sp, 40]
strb wzr, [sp, 39]
str wzr, [sp, 44]
str wzr, [sp, 44]
b .L1705
.L1717:
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 302
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fcmpe d0, #0.0
bgt .L1731
b .L1706
.L1731:
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d1, [x0, 8]
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 302
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fmul d0, d1, d0
mov x0, 4636737291354636288
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 72]
ldr d0, [sp, 72]
fcmpe d0, #0.0
bmi .L1732
b .L1739
.L1732:
ldr d0, [sp, 72]
fneg d0, d0
b .L1710
.L1739:
ldr d0, [sp, 72]
.L1710:
str d0, [sp, 72]
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d1, [x0, 8]
ldr d0, [sp, 72]
fsub d0, d1, d0
str d0, [sp, 80]
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 72]
fadd d0, d1, d0
str d0, [sp, 88]
ldr d0, [sp, 72]
fcmp d0, #0.0
bne .L1711
ldrb w0, [sp, 39]
cmp w0, 0
bne .L1741
.L1711:
ldr d0, [sp, 72]
fcmp d0, #0.0
bne .L1712
ldrb w0, [sp, 39]
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L1712
mov w0, 1
strb w0, [sp, 39]
.L1712:
bl nondet_double
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
str d0, [x0, 8]
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 80]
fcmpe d1, d0
bls .L1733
b .L1713
.L1733:
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 88]
fcmpe d1, d0
bge .L1734
b .L1713
.L1734:
mov w0, 1
b .L1716
.L1713:
mov w0, 0
.L1716:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
b .L1706
.L1741:
nop
.L1706:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1705:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 1608]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1717
str wzr, [sp, 44]
b .L1718
.L1730:
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 202
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fcmpe d0, #0.0
bgt .L1735
b .L1719
.L1735:
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
adrp x0, ds
add x1, x0, :lo12:ds
ldrsw x0, [sp, 44]
add x0, x0, 202
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fmul d0, d1, d0
mov x0, 4636737291354636288
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 48]
ldr d0, [sp, 48]
fcmpe d0, #0.0
bmi .L1736
b .L1740
.L1736:
ldr d0, [sp, 48]
fneg d0, d0
b .L1723
.L1740:
ldr d0, [sp, 48]
.L1723:
str d0, [sp, 48]
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
ldr d0, [sp, 48]
fsub d0, d1, d0
str d0, [sp, 56]
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 48]
fadd d0, d1, d0
str d0, [sp, 64]
ldr d0, [sp, 48]
fcmp d0, #0.0
bne .L1724
ldrb w0, [sp, 39]
cmp w0, 0
bne .L1742
.L1724:
ldr d0, [sp, 48]
fcmp d0, #0.0
bne .L1725
ldrb w0, [sp, 39]
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L1725
mov w0, 1
strb w0, [sp, 39]
.L1725:
bl nondet_double
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
str d0, [x0, x1, lsl 3]
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 56]
fcmpe d1, d0
bls .L1737
b .L1726
.L1737:
adrp x0, ds
add x0, x0, :lo12:ds
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 64]
fcmpe d1, d0
bge .L1738
b .L1726
.L1738:
mov w0, 1
b .L1729
.L1726:
mov w0, 0
.L1729:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
b .L1719
.L1742:
nop
.L1719:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1718:
adrp x0, ds
add x0, x0, :lo12:ds
ldr w0, [x0, 800]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1730
ldr x0, [sp, 24]
blr x0
nop
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE155:
.size call_verification_task, .-call_verification_task
.align 2
.global call_closedloop_verification_task
.type call_closedloop_verification_task, %function
call_closedloop_verification_task:
.LFB156:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 24]
strb wzr, [sp, 43]
str wzr, [sp, 44]
str wzr, [sp, 44]
b .L1744
.L1756:
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 302
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fcmpe d0, #0.0
bgt .L1770
b .L1745
.L1770:
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d1, [x0, 8]
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 302
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fmul d0, d1, d0
mov x0, 4636737291354636288
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 72]
ldr d0, [sp, 72]
fcmpe d0, #0.0
bmi .L1771
b .L1778
.L1771:
ldr d0, [sp, 72]
fneg d0, d0
b .L1749
.L1778:
ldr d0, [sp, 72]
.L1749:
str d0, [sp, 72]
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d1, [x0, 8]
ldr d0, [sp, 72]
fsub d0, d1, d0
str d0, [sp, 80]
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 72]
fadd d0, d1, d0
str d0, [sp, 88]
ldr d0, [sp, 72]
fcmp d0, #0.0
bne .L1750
ldrb w0, [sp, 43]
cmp w0, 0
bne .L1780
.L1750:
ldr d0, [sp, 72]
fcmp d0, #0.0
bne .L1751
ldrb w0, [sp, 43]
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L1751
mov w0, 1
strb w0, [sp, 43]
.L1751:
bl nondet_double
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
str d0, [x0, 8]
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 80]
fcmpe d1, d0
bls .L1772
b .L1752
.L1772:
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
ldr d1, [sp, 88]
fcmpe d1, d0
bge .L1773
b .L1752
.L1773:
mov w0, 1
b .L1755
.L1752:
mov w0, 0
.L1755:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
b .L1745
.L1780:
nop
.L1745:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1744:
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 1608]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1756
str wzr, [sp, 44]
b .L1757
.L1769:
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 202
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fcmpe d0, #0.0
bgt .L1774
b .L1758
.L1774:
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
adrp x0, :got:plant
ldr x1, [x0, #:got_lo12:plant]
ldrsw x0, [sp, 44]
add x0, x0, 202
lsl x0, x0, 3
add x0, x1, x0
ldr d0, [x0, 8]
fmul d0, d1, d0
mov x0, 4636737291354636288
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 48]
ldr d0, [sp, 48]
fcmpe d0, #0.0
bmi .L1775
b .L1779
.L1775:
ldr d0, [sp, 48]
fneg d0, d0
b .L1762
.L1779:
ldr d0, [sp, 48]
.L1762:
str d0, [sp, 48]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
ldr d1, [x0, x1, lsl 3]
ldr d0, [sp, 48]
fsub d0, d1, d0
str d0, [sp, 56]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 48]
fadd d0, d1, d0
str d0, [sp, 64]
ldr d0, [sp, 48]
fcmp d0, #0.0
bne .L1763
ldrb w0, [sp, 43]
cmp w0, 0
bne .L1781
.L1763:
ldr d0, [sp, 48]
fcmp d0, #0.0
bne .L1764
ldrb w0, [sp, 43]
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L1764
mov w0, 1
strb w0, [sp, 43]
.L1764:
bl nondet_double
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
str d0, [x0, x1, lsl 3]
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 56]
fcmpe d1, d0
bls .L1776
b .L1765
.L1776:
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldrsw x1, [sp, 44]
ldr d0, [x0, x1, lsl 3]
ldr d1, [sp, 64]
fcmpe d1, d0
bge .L1777
b .L1765
.L1777:
mov w0, 1
b .L1768
.L1765:
mov w0, 0
.L1768:
and w0, w0, 1
and w0, w0, 255
bl __DSVERIFIER_assume
b .L1758
.L1781:
nop
.L1758:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L1757:
adrp x0, :got:plant
ldr x0, [x0, #:got_lo12:plant]
ldr w0, [x0, 800]
ldr w1, [sp, 44]
cmp w1, w0
blt .L1769
ldr x0, [sp, 24]
blr x0
nop
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE156:
.size call_closedloop_verification_task, .-call_closedloop_verification_task
.global ds
.data
.align 3
.type ds, %object
.size ds, 3224
ds:
.word 0
.word 1072693248
.word 0
.word -1074790400
.word 0
.word 0
.zero 776
.word 3
.zero 4
.word 0
.word 1080090624
.word 0
.word -1066385408
.word 0
.word 1079984128
.zero 776
.word 3
.zero 4
.word 1202590843
.word 1066695393
.zero 1600
.global impl
.align 3
.type impl, %object
.size impl, 56
impl:
.word 10
.word 6
.word 0
.word 1072693248
.word 0
.word -1074790400
.zero 32
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.21, %object
.size __PRETTY_FUNCTION__.21, 20
__PRETTY_FUNCTION__.21:
.string "__DSVERIFIER_assert"
.align 3
.type __PRETTY_FUNCTION__.20, %object
.size __PRETTY_FUNCTION__.20, 24
__PRETTY_FUNCTION__.20:
.string "__DSVERIFIER_assert_msg"
.align 3
.type __PRETTY_FUNCTION__.19, %object
.size __PRETTY_FUNCTION__.19, 26
__PRETTY_FUNCTION__.19:
.string "double_check_oscillations"
.align 3
.type __PRETTY_FUNCTION__.18, %object
.size __PRETTY_FUNCTION__.18, 12
__PRETTY_FUNCTION__.18:
.string "snrVariance"
.align 3
.type __PRETTY_FUNCTION__.17, %object
.size __PRETTY_FUNCTION__.17, 9
__PRETTY_FUNCTION__.17:
.string "snrPower"
.align 3
.type __PRETTY_FUNCTION__.16, %object
.size __PRETTY_FUNCTION__.16, 9
__PRETTY_FUNCTION__.16:
.string "snrPoint"
.align 3
.type __PRETTY_FUNCTION__.15, %object
.size __PRETTY_FUNCTION__.15, 13
__PRETTY_FUNCTION__.15:
.string "iirIIOutTime"
.align 3
.type __PRETTY_FUNCTION__.14, %object
.size __PRETTY_FUNCTION__.14, 14
__PRETTY_FUNCTION__.14:
.string "iirIItOutTime"
.align 3
.type __PRETTY_FUNCTION__.13, %object
.size __PRETTY_FUNCTION__.13, 21
__PRETTY_FUNCTION__.13:
.string "iirIItOutTime_double"
.align 3
.type __PRETTY_FUNCTION__.12, %object
.size __PRETTY_FUNCTION__.12, 28
__PRETTY_FUNCTION__.12:
.string "double_direct_form_1_MSP430"
.align 3
.type __PRETTY_FUNCTION__.11, %object
.size __PRETTY_FUNCTION__.11, 28
__PRETTY_FUNCTION__.11:
.string "double_direct_form_2_MSP430"
.align 3
.type __PRETTY_FUNCTION__.10, %object
.size __PRETTY_FUNCTION__.10, 39
__PRETTY_FUNCTION__.10:
.string "double_transposed_direct_form_2_MSP430"
.align 3
.type __PRETTY_FUNCTION__.9, %object
.size __PRETTY_FUNCTION__.9, 15
__PRETTY_FUNCTION__.9:
.string "initialization"
.align 3
.type __PRETTY_FUNCTION__.8, %object
.size __PRETTY_FUNCTION__.8, 31
__PRETTY_FUNCTION__.8:
.string "verify_limit_cycle_state_space"
.align 3
.type __PRETTY_FUNCTION__.7, %object
.size __PRETTY_FUNCTION__.7, 30
__PRETTY_FUNCTION__.7:
.string "verify_zero_input_limit_cycle"
.align 3
.type __PRETTY_FUNCTION__.6, %object
.size __PRETTY_FUNCTION__.6, 22
__PRETTY_FUNCTION__.6:
.string "verify_generic_timing"
.align 3
.type __PRETTY_FUNCTION__.5, %object
.size __PRETTY_FUNCTION__.5, 17
__PRETTY_FUNCTION__.5:
.string "verify_stability"
.align 3
.type __PRETTY_FUNCTION__.4, %object
.size __PRETTY_FUNCTION__.4, 25
__PRETTY_FUNCTION__.4:
.string "verify_error_state_space"
.align 3
.type __PRETTY_FUNCTION__.3, %object
.size __PRETTY_FUNCTION__.3, 26
__PRETTY_FUNCTION__.3:
.string "verify_safety_state_space"
.align 3
.type __PRETTY_FUNCTION__.2, %object
.size __PRETTY_FUNCTION__.2, 23
__PRETTY_FUNCTION__.2:
.string "verify_controllability"
.align 3
.type __PRETTY_FUNCTION__.1, %object
.size __PRETTY_FUNCTION__.1, 30
__PRETTY_FUNCTION__.1:
.string "verify_controllability_double"
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 21
__PRETTY_FUNCTION__.0:
.string "verify_observability"
.align 3
.LC22:
.word 8388608
.word 1104150400
.align 3
.LC23:
.word -1574947053
.word 1075974094
.align 3
.LC24:
.word -1574947053
.word 1074925518
.align 3
.LC29:
.word 1202590843
.word 1065646817
.align 3
.LC42:
.word -1998362383
.word 1055193269
.align 3
.LC64:
.word 1413754136
.word 1074340347
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global test_vqshlQ_ns32
.type test_vqshlQ_ns32, %function
test_vqshlQ_ns32:
.LFB4340:
.cfi_startproc
sub sp, sp, #48
.cfi_def_cfa_offset 48
ldr q0, [sp]
str q0, [sp, 32]
ldr q0, [sp, 32]
sqshl v0.4s, v0.4s, 1
str q0, [sp, 16]
nop
add sp, sp, 48
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4340:
.size test_vqshlQ_ns32, .-test_vqshlQ_ns32
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.type reserve_ds_buffers, %function
reserve_ds_buffers:
.LFB0:
.cfi_startproc
nop
ret
.cfi_endproc
.LFE0:
.size reserve_ds_buffers, .-reserve_ds_buffers
.align 2
.type release_ds_buffers, %function
release_ds_buffers:
.LFB1:
.cfi_startproc
nop
ret
.cfi_endproc
.LFE1:
.size release_ds_buffers, .-release_ds_buffers
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global u2f
.type u2f, %function
u2f:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
ldr w0, [sp, 12]
str w0, [sp, 24]
ldr s0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size u2f, .-u2f
.align 2
.global f2u
.type f2u, %function
f2u:
.LFB1:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s0, [sp, 12]
str s0, [sp, 24]
ldr w0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size f2u, .-f2u
.align 2
.global test_bitAnd
.type test_bitAnd, %function
test_bitAnd:
.LFB2:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
str w1, [sp, 8]
ldr w1, [sp, 12]
ldr w0, [sp, 8]
and w0, w1, w0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size test_bitAnd, .-test_bitAnd
.align 2
.global test_bitXor
.type test_bitXor, %function
test_bitXor:
.LFB3:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
str w1, [sp, 8]
ldr w1, [sp, 12]
ldr w0, [sp, 8]
eor w0, w1, w0
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size test_bitXor, .-test_bitXor
.align 2
.global test_thirdBits
.type test_thirdBits, %function
test_thirdBits:
.LFB4:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str wzr, [sp, 8]
str wzr, [sp, 12]
b .L10
.L11:
ldr w0, [sp, 12]
mov w1, 1
lsl w0, w1, w0
ldr w1, [sp, 8]
orr w0, w1, w0
str w0, [sp, 8]
ldr w0, [sp, 12]
add w0, w0, 3
str w0, [sp, 12]
.L10:
ldr w0, [sp, 12]
cmp w0, 31
ble .L11
ldr w0, [sp, 8]
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size test_thirdBits, .-test_thirdBits
.align 2
.global test_fitsBits
.type test_fitsBits, %function
test_fitsBits:
.LFB5:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str w1, [sp, 8]
ldr w0, [sp, 8]
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
neg w0, w0
str w0, [sp, 24]
ldr w0, [sp, 8]
sub w0, w0, #1
mov w1, 1
lsl w0, w1, w0
sub w0, w0, #1
str w0, [sp, 28]
ldr w1, [sp, 12]
ldr w0, [sp, 24]
cmp w1, w0
blt .L14
ldr w1, [sp, 12]
ldr w0, [sp, 28]
cmp w1, w0
bgt .L14
mov w0, 1
b .L16
.L14:
mov w0, 0
.L16:
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size test_fitsBits, .-test_fitsBits
.align 2
.global test_sign
.type test_sign, %function
test_sign:
.LFB6:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
cmp w0, 0
bne .L18
mov w0, 0
b .L19
.L18:
ldr w0, [sp, 12]
cmp w0, 0
bge .L20
mov w0, -1
b .L19
.L20:
mov w0, 1
.L19:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size test_sign, .-test_sign
.align 2
.global test_getByte
.type test_getByte, %function
test_getByte:
.LFB7:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str w1, [sp, 8]
ldr w0, [sp, 8]
cmp w0, 2
beq .L23
ldr w0, [sp, 8]
cmp w0, 2
bgt .L24
ldr w0, [sp, 8]
cmp w0, 0
beq .L25
ldr w0, [sp, 8]
cmp w0, 1
beq .L26
b .L24
.L25:
ldr w0, [sp, 12]
strb w0, [sp, 31]
b .L27
.L26:
ldr w0, [sp, 12]
asr w0, w0, 8
strb w0, [sp, 31]
b .L27
.L23:
ldr w0, [sp, 12]
asr w0, w0, 16
strb w0, [sp, 31]
b .L27
.L24:
ldr w0, [sp, 12]
asr w0, w0, 24
strb w0, [sp, 31]
nop
.L27:
ldrb w0, [sp, 31]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size test_getByte, .-test_getByte
.align 2
.global test_logicalShift
.type test_logicalShift, %function
test_logicalShift:
.LFB8:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str w1, [sp, 8]
ldr w0, [sp, 12]
str w0, [sp, 24]
ldr w0, [sp, 8]
ldr w1, [sp, 24]
lsr w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 28]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size test_logicalShift, .-test_logicalShift
.align 2
.global test_addOK
.type test_addOK, %function
test_addOK:
.LFB9:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str w1, [sp, 8]
ldrsw x1, [sp, 12]
ldrsw x0, [sp, 8]
add x0, x1, x0
str x0, [sp, 24]
ldr x0, [sp, 24]
sxtw x0, w0
ldr x1, [sp, 24]
cmp x1, x0
cset w0, eq
and w0, w0, 255
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size test_addOK, .-test_addOK
.align 2
.global test_invert
.type test_invert, %function
test_invert:
.LFB10:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str w1, [sp, 8]
str w2, [sp, 4]
mov w0, 1
str w0, [sp, 28]
ldr w0, [sp, 8]
ldr w1, [sp, 12]
asr w0, w1, w0
str w0, [sp, 16]
str wzr, [sp, 20]
str wzr, [sp, 24]
b .L34
.L36:
ldr w1, [sp, 28]
ldr w0, [sp, 16]
and w0, w1, w0
cmp w0, 0
bne .L35
ldr w0, [sp, 24]
mov w1, 1
lsl w0, w1, w0
ldr w1, [sp, 20]
add w0, w1, w0
str w0, [sp, 20]
.L35:
ldr w0, [sp, 16]
asr w0, w0, 1
str w0, [sp, 16]
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L34:
ldr w1, [sp, 24]
ldr w0, [sp, 4]
cmp w1, w0
blt .L36
ldr w0, [sp, 4]
mov w1, 1
lsl w0, w1, w0
sub w0, w0, #1
str w0, [sp, 28]
ldr w0, [sp, 8]
ldr w1, [sp, 28]
lsl w0, w1, w0
str w0, [sp, 28]
ldr w0, [sp, 8]
ldr w1, [sp, 20]
lsl w0, w1, w0
str w0, [sp, 20]
ldr w0, [sp, 28]
mvn w1, w0
ldr w0, [sp, 12]
and w1, w1, w0
ldr w0, [sp, 20]
orr w0, w1, w0
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size test_invert, .-test_invert
.align 2
.global test_bang
.type test_bang, %function
test_bang:
.LFB11:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
cmp w0, 0
cset w0, eq
and w0, w0, 255
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size test_bang, .-test_bang
.align 2
.global test_conditional
.type test_conditional, %function
test_conditional:
.LFB12:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
str w1, [sp, 8]
str w2, [sp, 4]
ldr w0, [sp, 12]
cmp w0, 0
beq .L41
ldr w0, [sp, 8]
b .L43
.L41:
ldr w0, [sp, 4]
.L43:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size test_conditional, .-test_conditional
.align 2
.global test_isPower2
.type test_isPower2, %function
test_isPower2:
.LFB13:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str wzr, [sp, 28]
b .L45
.L48:
ldr w0, [sp, 28]
mov w1, 1
lsl w0, w1, w0
ldr w1, [sp, 12]
cmp w1, w0
bne .L46
mov w0, 1
b .L47
.L46:
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L45:
ldr w0, [sp, 28]
cmp w0, 30
ble .L48
mov w0, 0
.L47:
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size test_isPower2, .-test_isPower2
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global WPD_CATEGORY_OBJECT_PROPERTIES_BULK
.section .rodata
.align 3
.type WPD_CATEGORY_OBJECT_PROPERTIES_BULK, %object
.size WPD_CATEGORY_OBJECT_PROPERTIES_BULK, 24
WPD_CATEGORY_OBJECT_PROPERTIES_BULK:
.xword 298329309
.hword 1229
.hword 20046
.ascii "\214{\366\357\267\224\330N"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "%d %f"
.align 3
.LC2:
.string "Minimum note not reached"
.align 3
.LC3:
.string "%d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
str wzr, [sp, 32]
add x0, sp, 16
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
str wzr, [sp, 36]
b .L2
.L5:
add x1, sp, 24
add x0, sp, 20
mov x2, x1
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
ldr s0, [sp, 24]
ldr s1, [sp, 32]
fcmpe s1, s0
bmi .L11
b .L3
.L11:
ldr s0, [sp, 24]
str s0, [sp, 32]
ldr w0, [sp, 20]
str w0, [sp, 28]
.L3:
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L2:
ldr w0, [sp, 16]
ldr w1, [sp, 36]
cmp w1, w0
blt .L5
ldr s1, [sp, 32]
fmov s0, 8.0e+0
fcmpe s1, s0
bmi .L12
b .L13
.L12:
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
b .L8
.L13:
ldr w1, [sp, 28]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
.L8:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L10
bl __stack_chk_fail
.L10:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%d"
.align 3
.LC1:
.string "%d in\n"
.align 3
.LC2:
.string "%d out\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 40]
mov x1, 0
str wzr, [sp, 32]
str wzr, [sp, 36]
add x0, sp, 24
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
b .L2
.L5:
add x0, sp, 28
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
ldr w0, [sp, 28]
cmp w0, 9
ble .L3
ldr w0, [sp, 28]
cmp w0, 20
bgt .L3
ldr w0, [sp, 32]
add w0, w0, 1
str w0, [sp, 32]
b .L4
.L3:
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L4:
ldr w0, [sp, 24]
sub w0, w0, #1
str w0, [sp, 24]
.L2:
ldr w0, [sp, 24]
cmp w0, 0
bgt .L5
ldr w1, [sp, 32]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w1, [sp, 36]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 40]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L7
bl __stack_chk_fail
.L7:
mov w0, w1
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global spd
.type spd, %function
spd:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str w0, [sp, 12]
str wzr, [sp, 20]
b .L2
.L7:
ldr w1, [sp, 12]
mov w0, 26215
movk w0, 0x6666, lsl 16
smull x0, w1, w0
lsr x0, x0, 32
asr w2, w0, 2
asr w0, w1, 31
sub w2, w2, w0
mov w0, w2
lsl w0, w0, 2
add w0, w0, w2
lsl w0, w0, 1
sub w0, w1, w0
str w0, [sp, 28]
str wzr, [sp, 16]
mov w0, 2
str w0, [sp, 24]
b .L3
.L5:
ldr w0, [sp, 28]
ldr w1, [sp, 24]
sdiv w2, w0, w1
ldr w1, [sp, 24]
mul w1, w2, w1
sub w0, w0, w1
cmp w0, 0
bne .L4
ldr w0, [sp, 16]
add w0, w0, 1
str w0, [sp, 16]
.L4:
ldr w0, [sp, 24]
add w0, w0, 1
str w0, [sp, 24]
.L3:
ldr w1, [sp, 24]
ldr w0, [sp, 28]
cmp w1, w0
ble .L5
ldr w0, [sp, 16]
cmp w0, 1
bne .L6
ldr w1, [sp, 20]
ldr w0, [sp, 28]
add w0, w1, w0
str w0, [sp, 20]
.L6:
ldr w0, [sp, 12]
mov w1, 26215
movk w1, 0x6666, lsl 16
smull x1, w0, w1
lsr x1, x1, 32
asr w1, w1, 2
asr w0, w0, 31
sub w0, w1, w0
str w0, [sp, 12]
.L2:
ldr w0, [sp, 12]
cmp w0, 0
bgt .L7
ldr w0, [sp, 20]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size spd, .-spd
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "GET /hello.php?name=anatoliy HTTP/1.1"
.align 3
.LC1:
.string "GET "
.align 3
.LC2:
.string "%c\n"
.align 3
.LC3:
.string "***%i\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
stp x27, x28, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -160
.cfi_offset 20, -152
.cfi_offset 21, -144
.cfi_offset 22, -136
.cfi_offset 23, -128
.cfi_offset 24, -120
.cfi_offset 25, -112
.cfi_offset 26, -104
.cfi_offset 27, -96
.cfi_offset 28, -88
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 168]
mov x1, 0
mov x0, sp
mov x28, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
str x0, [x29, 112]
mov x2, 4
adrp x0, .LC1
add x1, x0, :lo12:.LC1
ldr x0, [x29, 112]
bl strncmp
cmp w0, 0
bne .L2
ldr x0, [x29, 112]
add x0, x0, 1
ldrb w0, [x0]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
.L2:
mov w1, 47
ldr x0, [x29, 112]
bl strchr
str x0, [x29, 120]
ldr x0, [x29, 120]
bl puts
mov w1, 32
ldr x0, [x29, 120]
bl strchr
str x0, [x29, 128]
ldr x0, [x29, 128]
bl puts
ldr x0, [x29, 128]
str x0, [x29, 136]
ldr x0, [x29, 136]
bl puts
ldr x0, [x29, 136]
add x0, x0, 1
mov w1, 32
bl strchr
str x0, [x29, 144]
ldr x0, [x29, 144]
bl puts
ldr x1, [x29, 128]
ldr x0, [x29, 120]
sub x0, x1, x0
add x19, x0, 1
sub x0, x19, #1
str x0, [x29, 152]
mov x0, x19
mov x26, x0
mov x27, 0
lsr x0, x26, 61
lsl x23, x27, 3
orr x23, x0, x23
lsl x22, x26, 3
mov x0, x19
mov x24, x0
mov x25, 0
lsr x0, x24, 61
lsl x21, x25, 3
orr x21, x0, x21
lsl x20, x24, 3
mov x0, x19
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L3:
cmp sp, x1
beq .L4
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L3
.L4:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L5
str xzr, [sp, 1024]
.L5:
add x0, sp, 16
add x0, x0, 0
str x0, [x29, 160]
ldr x1, [x29, 128]
ldr x0, [x29, 120]
sub x0, x1, x0
mov x2, x0
ldr x1, [x29, 120]
ldr x0, [x29, 160]
bl strncpy
ldr x1, [x29, 128]
ldr x0, [x29, 120]
sub x0, x1, x0
ldr x1, [x29, 160]
strb wzr, [x1, x0]
ldr x0, [x29, 160]
bl puts
mov w0, w19
str w0, [x29, 108]
ldr w1, [x29, 108]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
mov sp, x28
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 168]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L7
bl __stack_chk_fail
.L7:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x27, x28, [sp, 80]
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global llroundf
.type llroundf, %function
llroundf:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str s0, [sp, 12]
ldr s0, [sp, 12]
#APP
// 6 "program.c" 1
fcvtas x0, s0
// 0 "" 2
#NO_APP
str x0, [sp, 24]
ldr x0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size llroundf, .-llroundf
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global ft_islower
.type ft_islower, %function
ft_islower:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str w0, [sp, 12]
ldr w0, [sp, 12]
cmp w0, 96
ble .L2
ldr w0, [sp, 12]
cmp w0, 122
bgt .L2
mov w0, 1
b .L4
.L2:
mov w0, 0
.L4:
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size ft_islower, .-ft_islower
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "r"
.align 3
.LC1:
.string "arquivo.txt"
.align 3
.LC2:
.string "ERRO: nao foi possivel abrir o arquivo "
.align 3
.LC3:
.string "c = %c \n"
.text
.align 2
.global main
.type main, %function
main:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl fopen
str x0, [sp, 24]
ldr x0, [sp, 24]
cmp x0, 0
bne .L4
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
mov w0, 1
b .L6
.L7:
ldrb w0, [sp, 23]
mov w1, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
.L4:
ldr x0, [sp, 24]
bl fgetc
strb w0, [sp, 23]
b .L7
.L6:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "I got SIGINT, number %d\n"
.text
.align 2
.global my_handler
.type my_handler, %function
my_handler:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str w0, [sp, 28]
ldr w1, [sp, 28]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size my_handler, .-my_handler
.section .rodata
.align 3
.LC1:
.string "Catching SIGINT"
.align 3
.LC2:
.string " No SIGINT within 10 seconds"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 168]
mov x1, 0
adrp x0, my_handler
add x0, x0, :lo12:my_handler
str x0, [sp, 16]
add x0, sp, 16
mov x2, 0
mov x1, x0
mov w0, 2
bl sigaction
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl puts
mov w0, 10
bl sleep
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 168]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L4
bl __stack_chk_fail
.L4:
mov w0, w1
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global create
.type create, %function
create:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr x0, [sp, 24]
ldr w1, [sp, 20]
str w1, [x0]
ldr x0, [sp, 24]
ldr w0, [x0]
sxtw x0, w0
lsl x0, x0, 2
bl malloc
mov x1, x0
ldr x0, [sp, 24]
str x1, [x0, 16]
ldr x0, [sp, 24]
mov w1, -1
str w1, [x0, 8]
ldr x0, [sp, 24]
ldr w1, [x0, 8]
ldr x0, [sp, 24]
str w1, [x0, 4]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size create, .-create
.section .rodata
.align 3
.LC0:
.string "%d "
.text
.align 2
.global display
.type display, %function
display:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -32
mov x19, x0
ldr w0, [x19, 4]
add w0, w0, 1
str w0, [sp, 44]
b .L3
.L4:
ldr x1, [x19, 16]
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0]
mov w1, w0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L3:
ldr w0, [x19, 8]
ldr w1, [sp, 44]
cmp w1, w0
ble .L4
mov w0, 10
bl putchar
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size display, .-display
.section .rodata
.align 3
.LC1:
.string "Queue is full"
.text
.align 2
.global enqueue
.type enqueue, %function
enqueue:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr x0, [sp, 24]
ldr w1, [x0, 8]
ldr x0, [sp, 24]
ldr w0, [x0]
sub w0, w0, #1
cmp w1, w0
bne .L6
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl puts
b .L8
.L6:
ldr x0, [sp, 24]
ldr w0, [x0, 8]
add w1, w0, 1
ldr x0, [sp, 24]
str w1, [x0, 8]
ldr x0, [sp, 24]
ldr x1, [x0, 16]
ldr x0, [sp, 24]
ldr w0, [x0, 8]
sxtw x0, w0
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [sp, 20]
str w1, [x0]
.L8:
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size enqueue, .-enqueue
.section .rodata
.align 3
.LC2:
.string "Queue is empty"
.text
.align 2
.global dequeue
.type dequeue, %function
dequeue:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
mov w0, -1
str w0, [sp, 44]
ldr x0, [sp, 24]
ldr w1, [x0, 4]
ldr x0, [sp, 24]
ldr w0, [x0, 8]
cmp w1, w0
bne .L10
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
b .L11
.L10:
ldr x0, [sp, 24]
ldr w0, [x0, 4]
add w1, w0, 1
ldr x0, [sp, 24]
str w1, [x0, 4]
ldr x0, [sp, 24]
ldr x1, [x0, 16]
ldr x0, [sp, 24]
ldr w0, [x0, 4]
sxtw x0, w0
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 44]
.L11:
ldr w0, [sp, 44]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size dequeue, .-dequeue
.align 2
.global isEmpty
.type isEmpty, %function
isEmpty:
.LFB10:
.cfi_startproc
str x19, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 19, -16
mov x19, x0
ldr w1, [x19, 4]
ldr w0, [x19, 8]
cmp w1, w0
bne .L14
mov w0, 1
b .L15
.L14:
mov w0, 0
.L15:
ldr x19, [sp], 16
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size isEmpty, .-isEmpty
.align 2
.global isFull
.type isFull, %function
isFull:
.LFB11:
.cfi_startproc
str x19, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 19, -16
mov x19, x0
ldr w1, [x19, 8]
ldr w0, [x19]
sub w0, w0, #1
cmp w1, w0
bne .L17
mov w0, 1
b .L18
.L17:
mov w0, 0
.L18:
ldr x19, [sp], 16
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size isFull, .-isFull
.section .rodata
.align 3
.LC3:
.string "Deleted element %d\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
add x0, sp, 48
mov w1, 5
bl create
add x0, sp, 48
mov w1, 5
bl enqueue
add x0, sp, 48
mov w1, 10
bl enqueue
add x0, sp, 48
mov w1, 15
bl enqueue
add x0, sp, 48
mov w1, 20
bl enqueue
add x2, sp, 16
add x3, sp, 48
ldp x0, x1, [x3]
stp x0, x1, [x2]
ldr x0, [x3, 16]
str x0, [x2, 16]
add x0, sp, 16
bl display
add x0, sp, 48
bl dequeue
mov w1, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
add x0, sp, 48
bl dequeue
mov w1, w0
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
add x2, sp, 16
add x3, sp, 48
ldp x0, x1, [x3]
stp x0, x1, [x2]
ldr x0, [x3, 16]
str x0, [x2, 16]
add x0, sp, 16
bl display
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L21
bl __stack_chk_fail
.L21:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global arvore
.bss
.align 3
.type arvore, %object
.size arvore, 804
arvore:
.zero 804
.global grauD
.align 2
.type grauD, %object
.size grauD, 4
grauD:
.zero 4
.global elemento_splitado
.align 2
.type elemento_splitado, %object
.size elemento_splitado, 4
elemento_splitado:
.zero 4
.global filho
.align 2
.type filho, %object
.size filho, 4
filho:
.zero 4
.global ID_raiz
.align 2
.type ID_raiz, %object
.size ID_raiz, 4
ID_raiz:
.zero 4
.global ok
.type ok, %object
.size ok, 1
ok:
.zero 1
.global leitura
.align 2
.type leitura, %object
.size leitura, 4
leitura:
.zero 4
.global escrita
.align 2
.type escrita, %object
.size escrita, 4
escrita:
.zero 4
.text
.align 2
.global Maior
.type Maior, %function
Maior:
.LFB6:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str w1, [sp, 4]
str wzr, [sp, 20]
str wzr, [sp, 24]
str wzr, [sp, 28]
str wzr, [sp, 28]
b .L2
.L5:
ldr w0, [sp, 28]
cmp w0, 0
bne .L3
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 20]
.L3:
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x0, x1, x0
ldr w0, [x0]
ldr w1, [sp, 20]
cmp w1, w0
bge .L4
ldrsw x0, [sp, 28]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 20]
ldr w0, [sp, 28]
str w0, [sp, 24]
.L4:
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L2:
ldr w1, [sp, 28]
ldr w0, [sp, 4]
cmp w1, w0
ble .L5
ldr w0, [sp, 24]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size Maior, .-Maior
.align 2
.global troca
.type troca, %function
troca:
.LFB7:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str w1, [sp, 4]
str w2, [sp]
ldrsw x0, [sp, 4]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x0, x1, x0
ldr w0, [x0]
str w0, [sp, 28]
ldrsw x0, [sp]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x1, x1, x0
ldrsw x0, [sp, 4]
lsl x0, x0, 2
ldr x2, [sp, 8]
add x0, x2, x0
ldr w1, [x1]
str w1, [x0]
ldrsw x0, [sp]
lsl x0, x0, 2
ldr x1, [sp, 8]
add x0, x1, x0
ldr w1, [sp, 28]
str w1, [x0]
nop
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size troca, .-troca
.align 2
.global SelectionSortRecursivo
.type SelectionSortRecursivo, %function
SelectionSortRecursivo:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
ldr w0, [sp, 20]
cmp w0, 1
beq .L11
ldr w0, [sp, 20]
sub w0, w0, #1
mov w1, w0
ldr x0, [sp, 24]
bl Maior
str w0, [sp, 44]
ldr w0, [sp, 20]
sub w0, w0, #1
mov w2, w0
ldr w1, [sp, 44]
ldr x0, [sp, 24]
bl troca
ldr w0, [sp, 20]
sub w0, w0, #1
mov w1, w0
ldr x0, [sp, 24]
bl SelectionSortRecursivo
b .L8
.L11:
nop
.L8:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size SelectionSortRecursivo, .-SelectionSortRecursivo
.section .rodata
.align 3
.LC0:
.string "%d.dat"
.align 3
.LC1:
.string "r"
.align 3
.LC2:
.string "%d"
.align 3
.LC3:
.string "Lido ("
.align 3
.LC4:
.string "%d "
.align 3
.LC5:
.string ")"
.text
.align 2
.global le
.type le, %function
le:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str w0, [sp, 28]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
add x3, sp, 56
ldr w2, [sp, 28]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl sprintf
add x2, sp, 56
adrp x0, .LC1
add x1, x0, :lo12:.LC1
mov x0, x2
bl fopen
str x0, [sp, 48]
adrp x0, arvore
add x2, x0, :lo12:arvore
adrp x0, .LC2
add x1, x0, :lo12:.LC2
ldr x0, [sp, 48]
bl __isoc99_fscanf
str wzr, [sp, 44]
b .L13
.L14:
ldrsw x0, [sp, 44]
lsl x1, x0, 2
adrp x0, arvore
add x0, x0, :lo12:arvore
add x0, x1, x0
add x0, x0, 4
mov x2, x0
adrp x0, .LC2
add x1, x0, :lo12:.LC2
ldr x0, [sp, 48]
bl __isoc99_fscanf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L13:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L14
str wzr, [sp, 44]
b .L15
.L16:
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x1, x0, 2
adrp x0, arvore
add x0, x0, :lo12:arvore
add x0, x1, x0
add x0, x0, 4
mov x2, x0
adrp x0, .LC2
add x1, x0, :lo12:.LC2
ldr x0, [sp, 48]
bl __isoc99_fscanf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L15:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
ble .L16
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
str wzr, [sp, 44]
b .L17
.L20:
ldr w0, [sp, 44]
add w1, w0, 1
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
cmp w1, w0
bne .L18
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
b .L19
.L18:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L19:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L17:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L20
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl puts
adrp x0, leitura
add x0, x0, :lo12:leitura
ldr w0, [x0]
add w1, w0, 1
adrp x0, leitura
add x0, x0, :lo12:leitura
str w1, [x0]
ldr x0, [sp, 48]
bl fclose
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 72]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L21
bl __stack_chk_fail
.L21:
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size le, .-le
.section .rodata
.align 3
.LC6:
.string "%d encontrado.\n"
.align 3
.LC7:
.string "%d nao encontrado.\n"
.text
.align 2
.global busca
.type busca, %function
busca:
.LFB10:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w0, [sp, 28]
bl le
str wzr, [sp, 44]
b .L23
.L26:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
bne .L24
ldr w1, [sp, 24]
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl printf
b .L22
.L24:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L23:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L26
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 404]
cmn w0, #1
bne .L27
ldr w1, [sp, 24]
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl printf
b .L22
.L27:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
bge .L28
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 404]
ldr w1, [sp, 24]
bl busca
b .L22
.L28:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
ble .L29
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w2, [x0]
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
bl busca
b .L22
.L29:
mov w0, 1
str w0, [sp, 44]
b .L30
.L32:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
bge .L31
ldr w0, [sp, 44]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
ble .L31
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
bl busca
b .L22
.L31:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L30:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L32
.L22:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size busca, .-busca
.section .rodata
.align 3
.LC8:
.string "w"
.align 3
.LC9:
.string "%d\n"
.align 3
.LC10:
.string "-1 "
.align 3
.LC11:
.string "Escrito ("
.text
.align 2
.global escreve
.type escreve, %function
escreve:
.LFB11:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str w0, [sp, 28]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
add x3, sp, 56
ldr w2, [sp, 28]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl sprintf
add x2, sp, 56
adrp x0, .LC8
add x1, x0, :lo12:.LC8
mov x0, x2
bl fopen
str x0, [sp, 48]
adrp x0, ok
add x0, x0, :lo12:ok
ldrb w0, [x0]
cmp w0, 0
beq .L34
adrp x0, filho
add x0, x0, :lo12:filho
ldr w1, [sp, 28]
str w1, [x0]
.L34:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
mov w2, w0
adrp x0, .LC9
add x1, x0, :lo12:.LC9
ldr x0, [sp, 48]
bl fprintf
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
cmp w0, 0
bne .L35
ldr x3, [sp, 48]
mov x2, 3
mov x1, 1
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl fwrite
b .L36
.L35:
str wzr, [sp, 44]
b .L37
.L38:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w2, w0
adrp x0, .LC4
add x1, x0, :lo12:.LC4
ldr x0, [sp, 48]
bl fprintf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L37:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L38
ldr x1, [sp, 48]
mov w0, 10
bl fputc
str wzr, [sp, 44]
b .L39
.L40:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w2, w0
adrp x0, .LC4
add x1, x0, :lo12:.LC4
ldr x0, [sp, 48]
bl fprintf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L39:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
ble .L40
.L36:
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl printf
str wzr, [sp, 44]
b .L41
.L44:
ldr w0, [sp, 44]
add w1, w0, 1
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
cmp w1, w0
bne .L42
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
b .L43
.L42:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
mov w1, w0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
.L43:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L41:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L44
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl puts
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
cmp w0, 0
beq .L45
adrp x0, escrita
add x0, x0, :lo12:escrita
ldr w0, [x0]
add w1, w0, 1
adrp x0, escrita
add x0, x0, :lo12:escrita
str w1, [x0]
.L45:
ldr x0, [sp, 48]
bl fclose
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 72]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L46
bl __stack_chk_fail
.L46:
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size escreve, .-escreve
.align 2
.global geraIdAleatorio
.type geraIdAleatorio, %function
geraIdAleatorio:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
bl rand
scvtf d0, w0
mov x0, 4746794007248502784
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 40]
ldr d0, [sp, 40]
mov x0, 149533581377536
movk x0, 0x40c3, lsl 48
fmov d1, x0
fmul d0, d0, d1
fcvtzs w0, d0
str w0, [sp, 28]
ldr w0, [sp, 28]
str w0, [sp, 32]
add x3, sp, 56
ldr w2, [sp, 32]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl sprintf
b .L48
.L49:
bl rand
scvtf d0, w0
mov x0, 4746794007248502784
fmov d1, x0
fdiv d0, d0, d1
str d0, [sp, 48]
ldr d0, [sp, 48]
mov x0, 149533581377536
movk x0, 0x40c3, lsl 48
fmov d1, x0
fmul d0, d0, d1
fcvtzs w0, d0
str w0, [sp, 36]
.L48:
add x2, sp, 56
adrp x0, .LC1
add x1, x0, :lo12:.LC1
mov x0, x2
bl fopen
cmp x0, 0
bne .L49
ldr w0, [sp, 32]
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L51
bl __stack_chk_fail
.L51:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size geraIdAleatorio, .-geraIdAleatorio
.align 2
.global verificaSplit
.type verificaSplit, %function
verificaSplit:
.LFB13:
.cfi_startproc
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w1, [x0]
adrp x0, grauD
add x0, x0, :lo12:grauD
ldr w0, [x0]
cmp w1, w0
bge .L53
mov w0, 0
b .L54
.L53:
mov w0, 1
.L54:
ret
.cfi_endproc
.LFE13:
.size verificaSplit, .-verificaSplit
.section .rodata
.align 3
.LC12:
.string "-- Nova raiz com ID %d --\n"
.text
.align 2
.global split
.type split, %function
split:
.LFB14:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str w0, [sp, 28]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
str w0, [sp, 52]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
lsr w1, w0, 31
add w0, w1, w0
asr w0, w0, 1
str w0, [sp, 56]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
and w0, w0, 1
cmp w0, 0
bne .L56
ldr w0, [sp, 56]
sub w1, w0, #1
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0]
ldr w0, [sp, 56]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
str w1, [x0]
b .L57
.L56:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w1, [sp, 56]
str w1, [x0]
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 56]
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
str w1, [x0]
.L57:
ldr w0, [sp, 28]
bl escreve
str wzr, [sp, 44]
ldr w0, [sp, 56]
str w0, [sp, 48]
b .L58
.L61:
ldr w0, [sp, 52]
and w0, w0, 1
cmp w0, 0
bne .L59
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 48]
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, arvore
add x2, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
b .L60
.L59:
ldr w0, [sp, 48]
add w2, w0, 1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, arvore
add x2, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
.L60:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L58:
ldr w1, [sp, 48]
ldr w0, [sp, 52]
cmp w1, w0
blt .L61
str wzr, [sp, 44]
b .L62
.L65:
ldr w0, [sp, 52]
and w0, w0, 1
cmp w0, 0
bne .L63
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
str w0, [sp, 60]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
add w2, w1, w0
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, arvore
add x2, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
add w2, w1, w0
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [sp, 60]
str w1, [x0, 4]
b .L64
.L63:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
str w0, [sp, 60]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
add w0, w1, w0
add w2, w0, 1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, arvore
add x2, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
ldr w1, [sp, 44]
ldr w0, [sp, 56]
add w0, w1, w0
add w2, w0, 1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [sp, 60]
str w1, [x0, 4]
.L64:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L62:
ldr w1, [sp, 44]
ldr w0, [sp, 56]
cmp w1, w0
ble .L65
ldr w0, [sp, 52]
and w0, w0, 1
cmp w0, 0
bne .L66
ldr w1, [sp, 52]
ldr w0, [sp, 56]
sub w1, w1, w0
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0]
b .L67
.L66:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w1, [sp, 56]
str w1, [x0]
.L67:
adrp x0, ok
add x0, x0, :lo12:ok
mov w1, 1
strb w1, [x0]
bl geraIdAleatorio
bl escreve
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
bne .L55
adrp x0, arvore
add x0, x0, :lo12:arvore
mov w1, 1
str w1, [x0]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
ldr w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0, 4]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w1, [sp, 28]
str w1, [x0, 404]
adrp x0, filho
add x0, x0, :lo12:filho
ldr w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0, 408]
bl geraIdAleatorio
mov w1, w0
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
str w1, [x0]
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
bl escreve
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
mov w1, w0
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl printf
adrp x0, ok
add x0, x0, :lo12:ok
strb wzr, [x0]
nop
.L55:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE14:
.size split, .-split
.align 2
.global insere
.type insere, %function
insere:
.LFB15:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str w0, [sp, 28]
str w1, [sp, 24]
ldr w0, [sp, 28]
bl le
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 404]
cmn w0, #1
bne .L70
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w2, [x0]
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [sp, 24]
str w1, [x0, 4]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
add w1, w0, 1
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
mov w1, w0
adrp x0, arvore+4
add x0, x0, :lo12:arvore+4
bl SelectionSortRecursivo
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w2, [x0]
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
mov w1, -1
str w1, [x0, 4]
bl verificaSplit
sxth w0, w0
cmp w0, 0
beq .L71
ldr w0, [sp, 28]
bl split
b .L69
.L71:
ldr w0, [sp, 28]
bl escreve
b .L69
.L70:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
bge .L73
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0, 404]
ldr w1, [sp, 24]
bl insere
b .L74
.L73:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
ble .L75
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w2, [x0]
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
bl insere
b .L74
.L75:
mov w0, 1
str w0, [sp, 44]
b .L76
.L78:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
bge .L77
ldr w0, [sp, 44]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
cmp w1, w0
ble .L77
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w0, [x0, 4]
ldr w1, [sp, 24]
bl insere
.L77:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L76:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 44]
cmp w1, w0
blt .L78
.L74:
adrp x0, ok
add x0, x0, :lo12:ok
ldrb w0, [x0]
cmp w0, 0
beq .L79
ldr w0, [sp, 28]
bl le
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w3, [x0]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
ldr w1, [x0]
adrp x0, arvore
add x2, x0, :lo12:arvore
sxtw x0, w3
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
add w1, w0, 1
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
mov w1, w0
adrp x0, arvore+4
add x0, x0, :lo12:arvore+4
bl SelectionSortRecursivo
str wzr, [sp, 40]
b .L80
.L84:
adrp x0, arvore
add x1, x0, :lo12:arvore
ldrsw x0, [sp, 40]
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
ldr w0, [x0]
cmp w1, w0
bne .L81
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
str w0, [sp, 44]
b .L82
.L83:
ldr w0, [sp, 44]
sub w2, w0, #1
adrp x0, arvore
add x1, x0, :lo12:arvore
sxtw x0, w2
add x0, x0, 100
lsl x0, x0, 2
add x0, x1, x0
ldr w1, [x0, 4]
adrp x0, arvore
add x2, x0, :lo12:arvore
ldrsw x0, [sp, 44]
add x0, x0, 100
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
ldr w0, [sp, 44]
sub w0, w0, #1
str w0, [sp, 44]
.L82:
ldr w0, [sp, 40]
add w0, w0, 1
ldr w1, [sp, 44]
cmp w1, w0
bgt .L83
ldr w0, [sp, 40]
add w3, w0, 1
adrp x0, filho
add x0, x0, :lo12:filho
ldr w1, [x0]
adrp x0, arvore
add x2, x0, :lo12:arvore
sxtw x0, w3
add x0, x0, 100
lsl x0, x0, 2
add x0, x2, x0
str w1, [x0, 4]
.L81:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L80:
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w0, [x0]
ldr w1, [sp, 40]
cmp w1, w0
blt .L84
.L79:
bl verificaSplit
sxth w0, w0
cmp w0, 0
beq .L85
adrp x0, ok
add x0, x0, :lo12:ok
ldrb w0, [x0]
cmp w0, 0
beq .L85
ldr w0, [sp, 28]
bl split
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
ldr w1, [sp, 28]
cmp w1, w0
bne .L69
adrp x0, arvore
add x0, x0, :lo12:arvore
mov w1, 1
str w1, [x0]
adrp x0, elemento_splitado
add x0, x0, :lo12:elemento_splitado
ldr w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0, 4]
adrp x0, arvore
add x0, x0, :lo12:arvore
ldr w1, [sp, 28]
str w1, [x0, 404]
adrp x0, filho
add x0, x0, :lo12:filho
ldr w1, [x0]
adrp x0, arvore
add x0, x0, :lo12:arvore
str w1, [x0, 408]
bl geraIdAleatorio
mov w1, w0
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
str w1, [x0]
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
bl escreve
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
mov w1, w0
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl printf
b .L69
.L85:
adrp x0, ok
add x0, x0, :lo12:ok
ldrb w0, [x0]
cmp w0, 0
beq .L88
ldr w0, [sp, 28]
bl escreve
adrp x0, ok
add x0, x0, :lo12:ok
strb wzr, [x0]
.L88:
nop
.L69:
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE15:
.size insere, .-insere
.section .rodata
.align 3
.LC13:
.string "Digite Grau Maximo: "
.align 3
.LC14:
.string "Digite ID raiz: "
.align 3
.LC15:
.string "Criada raiz vazia em %s.\n\n"
.align 3
.LC16:
.string "Raiz em %s encontrada.\n\n"
.align 3
.LC17:
.string "> "
.align 3
.LC18:
.string " %s"
.align 3
.LC19:
.string "insere"
.align 3
.LC20:
.string "%d leitura(s), %d escrita(s)\n\n"
.align 3
.LC21:
.string "busca"
.align 3
.LC22:
.string "fim"
.text
.align 2
.global main
.type main, %function
main:
.LFB16:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
adrp x0, ok
add x0, x0, :lo12:ok
strb wzr, [x0]
adrp x0, leitura
add x0, x0, :lo12:leitura
str wzr, [x0]
adrp x0, escrita
add x0, x0, :lo12:escrita
str wzr, [x0]
strb wzr, [sp, 56]
adrp x0, arvore
add x0, x0, :lo12:arvore
str wzr, [x0]
mov x0, 0
bl time
bl srand
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl printf
adrp x0, grauD
add x1, x0, :lo12:grauD
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl printf
add x0, sp, 28
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
ldr w1, [sp, 28]
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
str w1, [x0]
ldr w0, [sp, 28]
add x3, sp, 40
mov w2, w0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl sprintf
add x2, sp, 40
adrp x0, .LC1
add x1, x0, :lo12:.LC1
mov x0, x2
bl fopen
str x0, [sp, 32]
ldr x0, [sp, 32]
cmp x0, 0
bne .L90
ldr w0, [sp, 28]
bl escreve
add x0, sp, 40
mov x1, x0
adrp x0, .LC15
add x0, x0, :lo12:.LC15
bl printf
b .L92
.L90:
add x0, sp, 40
mov x1, x0
adrp x0, .LC16
add x0, x0, :lo12:.LC16
bl printf
ldr x0, [sp, 32]
bl fclose
b .L92
.L95:
adrp x0, .LC17
add x0, x0, :lo12:.LC17
bl printf
add x0, sp, 56
mov x1, x0
adrp x0, .LC18
add x0, x0, :lo12:.LC18
bl __isoc99_scanf
add x2, sp, 56
adrp x0, .LC19
add x1, x0, :lo12:.LC19
mov x0, x2
bl strcmp
cmp w0, 0
bne .L93
add x0, sp, 24
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
ldr w0, [sp, 28]
ldr w1, [sp, 24]
bl insere
adrp x0, leitura
add x0, x0, :lo12:leitura
ldr w1, [x0]
adrp x0, escrita
add x0, x0, :lo12:escrita
ldr w0, [x0]
mov w2, w0
adrp x0, .LC20
add x0, x0, :lo12:.LC20
bl printf
.L93:
add x2, sp, 56
adrp x0, .LC21
add x1, x0, :lo12:.LC21
mov x0, x2
bl strcmp
cmp w0, 0
bne .L94
add x0, sp, 24
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl __isoc99_scanf
ldr w0, [sp, 28]
ldr w1, [sp, 24]
bl busca
adrp x0, leitura
add x0, x0, :lo12:leitura
ldr w1, [x0]
adrp x0, escrita
add x0, x0, :lo12:escrita
ldr w0, [x0]
mov w2, w0
adrp x0, .LC20
add x0, x0, :lo12:.LC20
bl printf
.L94:
adrp x0, ID_raiz
add x0, x0, :lo12:ID_raiz
ldr w0, [x0]
str w0, [sp, 28]
adrp x0, leitura
add x0, x0, :lo12:leitura
str wzr, [x0]
adrp x0, escrita
add x0, x0, :lo12:escrita
str wzr, [x0]
.L92:
add x2, sp, 56
adrp x0, .LC22
add x1, x0, :lo12:.LC22
mov x0, x2
bl strcmp
cmp w0, 0
bne .L95
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L97
bl __stack_chk_fail
.L97:
mov w0, w1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE16:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "%u "
.align 3
.LC1:
.string "\nBroke out of loop at x == %u\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
mov w0, 1
str w0, [sp, 28]
b .L2
.L5:
ldr w0, [sp, 28]
cmp w0, 5
beq .L7
ldr w1, [sp, 28]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
ldr w0, [sp, 28]
add w0, w0, 1
str w0, [sp, 28]
.L2:
ldr w0, [sp, 28]
cmp w0, 10
bls .L5
b .L4
.L7:
nop
.L4:
ldr w1, [sp, 28]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
mov w0, 0
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global guess_param_type
.type guess_param_type, %function
guess_param_type:
.LFB6:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
ldr x0, [sp, 8]
str x0, [sp, 24]
str wzr, [sp, 16]
b .L2
.L4:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 76
bne .L3
mov w0, 1
str w0, [sp, 16]
.L3:
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L2:
ldr x0, [sp, 24]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 0
bne .L4
ldr x0, [sp, 24]
ldrb w0, [x0]
sub w0, w0, #65
cmp w0, 38
cset w1, hi
and w1, w1, 255
cmp w1, 0
bne .L5
mov x1, 113
movk x1, 0x71, lsl 32
lsr x0, x1, x0
and x0, x0, 1
cmp x0, 0
cset w0, ne
and w0, w0, 255
cmp w0, 0
beq .L5
ldr w0, [sp, 16]
cmp w0, 0
beq .L6
mov w0, 2
str w0, [sp, 20]
b .L8
.L6:
mov w0, 1
str w0, [sp, 20]
b .L8
.L5:
str wzr, [sp, 20]
.L8:
ldr w0, [sp, 20]
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size guess_param_type, .-guess_param_type
.align 2
.global build_params
.type build_params, %function
build_params:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -48
str x0, [sp, 40]
mov x19, x1
str wzr, [sp, 48]
b .L11
.L33:
ldr x0, [sp, 56]
bl guess_param_type
str w0, [sp, 52]
ldr w0, [sp, 52]
cmp w0, 2
beq .L12
ldr w0, [sp, 52]
cmp w0, 2
bhi .L13
ldr w0, [sp, 52]
cmp w0, 0
beq .L14
ldr w0, [sp, 52]
cmp w0, 1
beq .L15
b .L13
.L14:
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x2, x0, x1
ldr w1, [x19, 24]
ldr x0, [x19]
cmp w1, 0
blt .L16
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L17
.L16:
add w3, w1, 8
str w3, [x19, 24]
ldr w3, [x19, 24]
cmp w3, 0
ble .L18
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L17
.L18:
ldr x3, [x19, 8]
sxtw x0, w1
add x0, x3, x0
.L17:
ldr x0, [x0]
str x0, [x2, 16]
b .L13
.L15:
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x2, x0, x1
ldr w1, [x19, 28]
ldr x0, [x19]
cmp w1, 0
blt .L20
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L21
.L20:
add w3, w1, 16
str w3, [x19, 28]
ldr w3, [x19, 28]
cmp w3, 0
ble .L22
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L21
.L22:
ldr x3, [x19, 16]
sxtw x0, w1
add x0, x3, x0
.L21:
ldr d0, [x0]
str d0, [x2, 16]
b .L13
.L12:
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x2, x0, x1
ldr w0, [x19, 28]
ldr x1, [x19]
cmp w0, 0
blt .L24
add x0, x1, 15
and x0, x0, -16
add x1, x0, 23
and x1, x1, -8
str x1, [x19]
b .L25
.L24:
add w3, w0, 16
str w3, [x19, 28]
ldr w3, [x19, 28]
cmp w3, 0
ble .L26
add x0, x1, 15
and x0, x0, -16
add x1, x0, 23
and x1, x1, -8
str x1, [x19]
b .L25
.L26:
ldr x1, [x19, 16]
sxtw x0, w0
add x0, x1, x0
.L25:
ldr q0, [x0]
str q0, [x2, 16]
nop
.L13:
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x0, x0, x1
ldr x1, [sp, 56]
str x1, [x0, 32]
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x0, x0, x1
ldr w1, [sp, 52]
str w1, [x0]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L11:
ldr w0, [sp, 48]
cmp w0, 9
bhi .L34
ldr w1, [x19, 24]
ldr x0, [x19]
cmp w1, 0
blt .L29
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L30
.L29:
add w2, w1, 8
str w2, [x19, 24]
ldr w2, [x19, 24]
cmp w2, 0
ble .L31
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L30
.L31:
ldr x2, [x19, 8]
sxtw x0, w1
add x0, x2, x0
.L30:
ldr x0, [x0]
str x0, [sp, 56]
ldr x0, [sp, 56]
cmp x0, 0
bne .L33
b .L34
.L35:
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x0, x0, x1
str wzr, [x0]
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x0, x0, x1
str xzr, [x0, 16]
ldr w1, [sp, 48]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 40]
add x0, x0, x1
str xzr, [x0, 32]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L34:
ldr w0, [sp, 48]
cmp w0, 9
bls .L35
ldr w0, [sp, 48]
ldr x19, [sp, 16]
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size build_params, .-build_params
.align 2
.global lll_buffer_init
.type lll_buffer_init, %function
lll_buffer_init:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
mov x1, 8192
str x1, [x0, 16]
ldr x0, [sp, 24]
str wzr, [x0, 8]
ldr x0, [sp, 24]
ldr x0, [x0, 16]
mov x1, 1
bl calloc
mov x1, x0
ldr x0, [sp, 24]
str x1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size lll_buffer_init, .-lll_buffer_init
.align 2
.global lll_buffer_free
.type lll_buffer_free, %function
lll_buffer_free:
.LFB9:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
ldr x0, [x0]
bl free
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size lll_buffer_free, .-lll_buffer_free
.align 2
.global lll_buffer_ensure_large_enough
.type lll_buffer_ensure_large_enough, %function
lll_buffer_ensure_large_enough:
.LFB10:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
b .L40
.L41:
ldr x0, [sp, 24]
ldr x1, [x0, 16]
ldr x0, [sp, 24]
ldr x0, [x0, 16]
mul x1, x1, x0
ldr x0, [sp, 24]
str x1, [x0, 16]
.L40:
ldr x0, [sp, 24]
ldr x1, [x0, 16]
ldr x0, [sp, 24]
ldr w0, [x0, 8]
uxtw x0, w0
sub x1, x1, x0
ldr x0, [sp, 16]
add x0, x0, 1
cmp x1, x0
bcc .L41
ldr x0, [sp, 24]
ldr x2, [x0]
ldr x0, [sp, 24]
ldr x0, [x0, 16]
mov x1, x0
mov x0, x2
bl realloc
mov x1, x0
ldr x0, [sp, 24]
str x1, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size lll_buffer_ensure_large_enough, .-lll_buffer_ensure_large_enough
.align 2
.global bputc
.type bputc, %function
bputc:
.LFB11:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
strb w0, [sp, 31]
str x1, [sp, 16]
mov x1, 1
ldr x0, [sp, 16]
bl lll_buffer_ensure_large_enough
ldr x0, [sp, 16]
ldr x1, [x0]
ldr x0, [sp, 16]
ldr w0, [x0, 8]
add w3, w0, 1
ldr x2, [sp, 16]
str w3, [x2, 8]
uxtw x0, w0
add x0, x1, x0
ldrb w1, [sp, 31]
strb w1, [x0]
ldr x0, [sp, 16]
ldr x1, [x0]
ldr x0, [sp, 16]
ldr w0, [x0, 8]
uxtw x0, w0
add x0, x1, x0
strb wzr, [x0]
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size bputc, .-bputc
.align 2
.global bputs
.type bputs, %function
bputs:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
b .L44
.L45:
ldr x0, [sp, 24]
ldrb w0, [x0]
ldr x1, [sp, 16]
bl bputc
ldr x0, [sp, 24]
add x0, x0, 1
str x0, [sp, 24]
.L44:
ldr x0, [sp, 24]
ldrb w0, [x0]
cmp w0, 0
bne .L45
nop
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size bputs, .-bputs
.align 2
.global vbprintf
.type vbprintf, %function
vbprintf:
.LFB13:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -80
str x0, [sp, 72]
str x1, [sp, 64]
mov x19, x2
ldr x0, [sp, 64]
cmp x0, 0
beq .L48
ldr x0, [sp, 64]
bl strlen
mov x1, x0
ldr x0, [sp, 72]
bl lll_buffer_ensure_large_enough
ldr x0, [sp, 72]
ldr x1, [x0]
ldr x0, [sp, 72]
ldr w0, [x0, 8]
uxtw x0, w0
add x3, x1, x0
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 32
mov x2, x0
ldr x1, [sp, 64]
mov x0, x3
bl vsprintf
str w0, [sp, 92]
ldr x0, [sp, 72]
ldr w1, [x0, 8]
ldr w0, [sp, 92]
add w1, w1, w0
ldr x0, [sp, 72]
str w1, [x0, 8]
.L48:
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE13:
.size vbprintf, .-vbprintf
.align 2
.global bprintf
.type bprintf, %function
bprintf:
.LFB14:
.cfi_startproc
stp x29, x30, [sp, -288]!
.cfi_def_cfa_offset 288
.cfi_offset 29, -288
.cfi_offset 30, -280
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 240]
str x3, [sp, 248]
str x4, [sp, 256]
str x5, [sp, 264]
str x6, [sp, 272]
str x7, [sp, 280]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
add x0, sp, 288
str x0, [sp, 72]
add x0, sp, 288
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -48
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x2, x0
ldr x1, [sp, 48]
ldr x0, [sp, 56]
bl vbprintf
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L50
bl __stack_chk_fail
.L50:
ldp x29, x30, [sp], 288
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE14:
.size bprintf, .-bprintf
.section .rodata
.align 3
.LC0:
.string "%F %T"
.text
.align 2
.global process_time
.type process_time, %function
process_time:
.LFB15:
.cfi_startproc
stp x29, x30, [sp, -272]!
.cfi_def_cfa_offset 272
.cfi_offset 29, -272
.cfi_offset 30, -264
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 264]
mov x1, 0
str wzr, [sp, 40]
ldr x0, [sp, 16]
ldr x0, [x0]
str x0, [sp, 56]
str wzr, [sp, 44]
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 37
bne .L52
ldr x0, [sp, 56]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 84
bne .L52
ldr x0, [sp, 56]
add x0, x0, 1
str x0, [sp, 56]
mov w0, 1
str w0, [sp, 44]
ldr x0, [sp, 56]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 123
bne .L53
ldr x0, [sp, 56]
add x0, x0, 2
str x0, [sp, 56]
b .L54
.L56:
ldr w0, [sp, 40]
add w1, w0, 1
str w1, [sp, 40]
ldr x1, [sp, 56]
ldrb w2, [x1]
sxtw x0, w0
add x1, sp, 72
strb w2, [x1, x0]
ldr x0, [sp, 56]
add x0, x0, 1
str x0, [sp, 56]
.L54:
ldr w0, [sp, 40]
cmp w0, 62
bgt .L55
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 125
beq .L55
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 0
bne .L56
.L55:
ldrsw x0, [sp, 40]
add x1, sp, 72
strb wzr, [x1, x0]
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 0
beq .L57
ldr x0, [sp, 56]
ldrb w0, [x0]
cmp w0, 125
beq .L52
.L57:
str wzr, [sp, 44]
b .L52
.L53:
add x2, sp, 72
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x2
ldr w2, [x1]
str w2, [x0]
ldrh w1, [x1, 4]
strh w1, [x0, 4]
.L52:
ldr w0, [sp, 44]
cmp w0, 0
beq .L60
mov x0, 0
bl time
str x0, [sp, 48]
add x0, sp, 48
bl localtime
str x0, [sp, 64]
add x1, sp, 72
add x0, sp, 136
ldr x3, [sp, 64]
mov x2, x1
mov x1, 128
bl strftime
add x0, sp, 136
ldr x1, [sp, 24]
bl bputs
ldr x0, [sp, 16]
ldr x1, [sp, 56]
str x1, [x0]
.L60:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 264]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L59
bl __stack_chk_fail
.L59:
ldp x29, x30, [sp], 272
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE15:
.size process_time, .-process_time
.section .rodata
.align 3
.LC1:
.string "%u"
.text
.align 2
.global process_pid
.type process_pid, %function
process_pid:
.LFB16:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 40]
ldrb w0, [x0]
cmp w0, 37
bne .L63
ldr x0, [sp, 40]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 112
bne .L63
bl getpid
str w0, [sp, 36]
ldr w2, [sp, 36]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
ldr x0, [sp, 24]
bl bprintf
ldr x0, [sp, 40]
add x1, x0, 1
ldr x0, [sp, 16]
str x1, [x0]
.L63:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE16:
.size process_pid, .-process_pid
.align 2
.global process_ppid
.type process_ppid, %function
process_ppid:
.LFB17:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
ldr x0, [sp, 16]
ldr x0, [x0]
str x0, [sp, 40]
ldr x0, [sp, 40]
ldrb w0, [x0]
cmp w0, 37
bne .L66
ldr x0, [sp, 40]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 80
bne .L66
bl getppid
str w0, [sp, 36]
ldr w2, [sp, 36]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
ldr x0, [sp, 24]
bl bprintf
ldr x0, [sp, 40]
add x1, x0, 1
ldr x0, [sp, 16]
str x1, [x0]
.L66:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE17:
.size process_ppid, .-process_ppid
.align 2
.global process_special
.type process_special, %function
process_special:
.LFB18:
.cfi_startproc
stp x29, x30, [sp, -112]!
.cfi_def_cfa_offset 112
.cfi_offset 29, -112
.cfi_offset 30, -104
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -96
str x0, [sp, 88]
str x1, [sp, 80]
str x2, [sp, 72]
mov x19, x3
str x4, [sp, 64]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
ldr x0, [sp, 80]
ldr x0, [x0]
str x0, [sp, 96]
ldr x0, [sp, 96]
ldrb w0, [x0]
cmp w0, 37
bne .L76
ldr x0, [sp, 96]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 112
beq .L69
cmp w0, 112
bgt .L70
cmp w0, 109
beq .L71
cmp w0, 109
bgt .L70
cmp w0, 84
beq .L72
cmp w0, 84
bgt .L70
cmp w0, 37
beq .L73
cmp w0, 80
beq .L74
b .L70
.L72:
add x0, sp, 96
mov x1, x0
ldr x0, [sp, 88]
bl process_time
b .L70
.L69:
add x0, sp, 96
mov x1, x0
ldr x0, [sp, 88]
bl process_pid
b .L70
.L74:
add x0, sp, 96
mov x1, x0
ldr x0, [sp, 88]
bl process_ppid
b .L70
.L71:
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 32
mov x2, x0
ldr x1, [sp, 72]
ldr x0, [sp, 88]
bl vbprintf
ldr x0, [sp, 96]
add x0, x0, 1
str x0, [sp, 96]
ldr x0, [sp, 64]
mov w1, 1
str w1, [x0]
b .L70
.L73:
ldr x1, [sp, 88]
mov w0, 37
bl bputc
ldr x0, [sp, 96]
add x0, x0, 1
str x0, [sp, 96]
nop
.L70:
ldr x1, [sp, 96]
ldr x0, [sp, 80]
str x1, [x0]
.L76:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L75
bl __stack_chk_fail
.L75:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 112
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE18:
.size process_special, .-process_special
.align 2
.global process_parameter
.type process_parameter, %function
process_parameter:
.LFB19:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 40]
str x1, [sp, 32]
str x2, [sp, 24]
ldr x0, [sp, 32]
ldr x0, [x0]
str x0, [sp, 48]
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 36
bne .L83
ldr x0, [sp, 48]
add x0, x0, 1
str x0, [sp, 48]
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 47
bls .L83
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 57
bhi .L83
ldr x0, [sp, 48]
ldrb w0, [x0]
and x1, x0, 255
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
sub x0, x0, #2304
ldr x1, [sp, 24]
add x0, x1, x0
str x0, [sp, 56]
ldr x0, [sp, 56]
ldr w0, [x0]
cmp w0, 2
beq .L79
cmp w0, 2
bhi .L80
cmp w0, 0
beq .L81
cmp w0, 1
beq .L82
b .L80
.L81:
ldr x0, [sp, 56]
ldr x1, [x0, 32]
ldr x0, [sp, 56]
ldr x0, [x0, 16]
mov x2, x0
ldr x0, [sp, 40]
bl bprintf
b .L80
.L82:
ldr x0, [sp, 56]
ldr x1, [x0, 32]
ldr x0, [sp, 56]
ldr d0, [x0, 16]
ldr x0, [sp, 40]
bl bprintf
b .L80
.L79:
ldr x0, [sp, 56]
ldr x1, [x0, 32]
ldr x0, [sp, 56]
ldr q0, [x0, 16]
ldr x0, [sp, 40]
bl bprintf
nop
.L80:
ldr x0, [sp, 32]
ldr x1, [sp, 48]
str x1, [x0]
.L83:
nop
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE19:
.size process_parameter, .-process_parameter
.align 2
.global skip_template_block
.type skip_template_block, %function
skip_template_block:
.LFB20:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
ldr x0, [sp, 24]
ldr x0, [x0]
str x0, [sp, 48]
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 0
beq .L91
ldr x0, [sp, 48]
ldrb w0, [x0]
strb w0, [sp, 47]
ldr x0, [sp, 48]
add x0, x0, 1
str x0, [sp, 48]
b .L86
.L89:
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 63
bne .L87
ldr x0, [sp, 48]
add x0, x0, 1
ldrb w0, [x0]
cmp w0, 0
beq .L87
ldr x0, [sp, 48]
add x0, x0, 2
ldrb w0, [x0]
cmp w0, 0
beq .L87
ldr x0, [sp, 48]
add x0, x0, 2
str x0, [sp, 48]
add x0, sp, 48
bl skip_template_block
add x0, sp, 48
bl skip_template_block
.L87:
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 0
beq .L86
ldr x0, [sp, 48]
add x0, x0, 1
str x0, [sp, 48]
.L86:
ldr x0, [sp, 48]
ldrb w0, [x0]
cmp w0, 0
beq .L88
ldr x0, [sp, 48]
ldrb w0, [x0]
ldrb w1, [sp, 47]
cmp w1, w0
bne .L89
ldr x0, [sp, 48]
sub x0, x0, #1
ldrb w0, [x0]
cmp w0, 92
beq .L89
.L88:
ldr x1, [sp, 48]
ldr x0, [sp, 24]
str x1, [x0]
.L91:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 56]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L90
bl __stack_chk_fail
.L90:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE20:
.size skip_template_block, .-skip_template_block
.align 2
.global process_conditional
.type process_conditional, %function
process_conditional:
.LFB21:
.cfi_startproc
stp x29, x30, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 29, -144
.cfi_offset 30, -136
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -128
str x0, [sp, 104]
str x1, [sp, 96]
str x2, [sp, 88]
str x3, [sp, 80]
mov x19, x4
str x5, [sp, 72]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 136]
mov x1, 0
ldr x0, [sp, 96]
ldr x0, [x0]
str x0, [sp, 128]
ldr x0, [sp, 128]
ldrb w0, [x0]
cmp w0, 63
bne .L97
ldr x0, [sp, 128]
add x0, x0, 1
str x0, [sp, 128]
ldr x0, [sp, 128]
ldrb w0, [x0]
cmp w0, 47
bls .L97
ldr x0, [sp, 128]
ldrb w0, [x0]
cmp w0, 57
bhi .L97
ldr x0, [sp, 128]
ldrb w0, [x0]
sub w0, w0, #48
str w0, [sp, 124]
ldr w1, [sp, 124]
mov x0, x1
lsl x0, x0, 1
add x0, x0, x1
lsl x0, x0, 4
mov x1, x0
ldr x0, [sp, 88]
add x0, x0, x1
ldr x0, [x0, 16]
cmp x0, 0
beq .L94
ldr x0, [sp, 128]
add x0, x0, 1
str x0, [sp, 128]
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 128
ldr x5, [sp, 72]
mov x4, x1
ldr x3, [sp, 80]
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_template_block
add x0, sp, 128
bl skip_template_block
b .L95
.L94:
ldr x0, [sp, 128]
add x0, x0, 1
str x0, [sp, 128]
add x0, sp, 128
bl skip_template_block
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 128
ldr x5, [sp, 72]
mov x4, x1
ldr x3, [sp, 80]
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_template_block
.L95:
ldr x1, [sp, 128]
ldr x0, [sp, 96]
str x1, [x0]
.L97:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 136]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L96
bl __stack_chk_fail
.L96:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 144
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE21:
.size process_conditional, .-process_conditional
.align 2
.global process_char
.type process_char, %function
process_char:
.LFB22:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -112
str x0, [sp, 104]
str x1, [sp, 96]
str x2, [sp, 88]
str x3, [sp, 80]
mov x19, x4
str x5, [sp, 72]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
ldr x0, [sp, 96]
ldr x0, [x0]
str x0, [sp, 112]
ldr x0, [sp, 112]
ldrb w0, [x0]
cmp w0, 63
beq .L99
cmp w0, 63
bgt .L100
cmp w0, 36
beq .L101
cmp w0, 37
bne .L100
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 112
ldr x4, [sp, 72]
mov x3, x1
ldr x2, [sp, 80]
mov x1, x0
ldr x0, [sp, 104]
bl process_special
b .L100
.L101:
add x0, sp, 112
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_parameter
b .L100
.L99:
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 112
ldr x5, [sp, 72]
mov x4, x1
ldr x3, [sp, 80]
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_conditional
nop
.L100:
ldr x0, [sp, 96]
ldr x1, [x0]
ldr x0, [sp, 112]
cmp x1, x0
bne .L102
ldr x0, [sp, 112]
ldrb w0, [x0]
cmp w0, 92
bne .L103
ldr x0, [sp, 112]
add x0, x0, 1
str x0, [sp, 112]
.L103:
ldr x0, [sp, 112]
ldrb w0, [x0]
ldr x1, [sp, 104]
bl bputc
.L102:
ldr x1, [sp, 112]
ldr x0, [sp, 96]
str x1, [x0]
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L104
bl __stack_chk_fail
.L104:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE22:
.size process_char, .-process_char
.align 2
.global process_template_block
.type process_template_block, %function
process_template_block:
.LFB23:
.cfi_startproc
stp x29, x30, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 29, -144
.cfi_offset 30, -136
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -128
str x0, [sp, 104]
str x1, [sp, 96]
str x2, [sp, 88]
str x3, [sp, 80]
mov x19, x4
str x5, [sp, 72]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 136]
mov x1, 0
ldr x0, [sp, 96]
ldr x0, [x0]
str x0, [sp, 128]
ldr x0, [sp, 128]
ldrb w0, [x0]
strb w0, [sp, 127]
ldr x0, [sp, 128]
add x0, x0, 1
str x0, [sp, 128]
b .L106
.L108:
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 128
ldr x5, [sp, 72]
mov x4, x1
ldr x3, [sp, 80]
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_char
ldr x0, [sp, 128]
ldrb w0, [x0]
cmp w0, 0
beq .L106
ldr x0, [sp, 128]
add x0, x0, 1
str x0, [sp, 128]
.L106:
ldr x0, [sp, 128]
ldrb w0, [x0]
cmp w0, 0
beq .L107
ldr x0, [sp, 128]
ldrb w0, [x0]
ldrb w1, [sp, 127]
cmp w1, w0
bne .L108
ldr x0, [sp, 128]
sub x0, x0, #1
ldrb w0, [x0]
cmp w0, 92
beq .L108
.L107:
ldr x1, [sp, 128]
ldr x0, [sp, 96]
str x1, [x0]
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 136]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L109
bl __stack_chk_fail
.L109:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 144
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE23:
.size process_template_block, .-process_template_block
.align 2
.global process_template
.type process_template, %function
process_template:
.LFB24:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -112
str x0, [sp, 104]
str x1, [sp, 96]
str x2, [sp, 88]
str x3, [sp, 80]
mov x19, x4
str x5, [sp, 72]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
ldr x0, [sp, 96]
ldr x0, [x0]
str x0, [sp, 112]
b .L111
.L112:
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 112
ldr x5, [sp, 72]
mov x4, x1
ldr x3, [sp, 80]
ldr x2, [sp, 88]
mov x1, x0
ldr x0, [sp, 104]
bl process_char
ldr x0, [sp, 112]
ldrb w0, [x0]
cmp w0, 0
beq .L111
ldr x0, [sp, 112]
add x0, x0, 1
str x0, [sp, 112]
.L111:
ldr x0, [sp, 112]
ldrb w0, [x0]
cmp w0, 0
bne .L112
ldr x1, [sp, 112]
ldr x0, [sp, 96]
str x1, [x0]
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 120]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L113
bl __stack_chk_fail
.L113:
ldr x19, [sp, 16]
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE24:
.size process_template, .-process_template
.section .rodata
.align 3
.LC2:
.string "\n"
.text
.align 2
.global lll_vfprint
.type lll_vfprint, %function
lll_vfprint:
.LFB25:
.cfi_startproc
sub sp, sp, #624
.cfi_def_cfa_offset 624
stp x29, x30, [sp]
.cfi_offset 29, -624
.cfi_offset 30, -616
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -608
str x0, [sp, 72]
str x1, [sp, 64]
mov x19, x2
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 616]
mov x1, 0
str wzr, [sp, 92]
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 128
bl build_params
ldr w1, [x19, 24]
ldr x0, [x19]
cmp w1, 0
blt .L115
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L116
.L115:
add w2, w1, 8
str w2, [x19, 24]
ldr w2, [x19, 24]
cmp w2, 0
ble .L117
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L116
.L117:
ldr x2, [x19, 8]
sxtw x0, w1
add x0, x2, x0
.L116:
ldr x0, [x0]
str x0, [sp, 96]
ldr x0, [sp, 96]
cmp x0, 0
bne .L119
ldr w1, [x19, 24]
ldr x0, [x19]
cmp w1, 0
blt .L120
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L121
.L120:
add w2, w1, 8
str w2, [x19, 24]
ldr w2, [x19, 24]
cmp w2, 0
ble .L122
add x1, x0, 15
and x1, x1, -8
str x1, [x19]
b .L121
.L122:
ldr x2, [x19, 8]
sxtw x0, w1
add x0, x2, x0
.L121:
ldr x0, [x0]
str x0, [sp, 96]
.L119:
add x0, sp, 104
bl lll_buffer_init
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x4, sp, 92
add x3, sp, 32
add x2, sp, 128
add x1, sp, 64
add x0, sp, 104
mov x5, x4
mov x4, x3
ldr x3, [sp, 96]
bl process_template
ldr w0, [sp, 92]
cmp w0, 0
bne .L124
add x0, sp, 104
mov x1, x0
mov w0, 32
bl bputc
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 32
add x0, sp, 104
mov x2, x1
ldr x1, [sp, 96]
bl vbprintf
.L124:
add x2, sp, 104
adrp x0, .LC2
add x1, x0, :lo12:.LC2
mov x0, x2
bl bprintf
ldr x0, [sp, 104]
ldr x1, [sp, 72]
bl fputs
add x0, sp, 104
bl lll_buffer_free
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 616]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L125
bl __stack_chk_fail
.L125:
ldr x19, [sp, 16]
ldp x29, x30, [sp]
add sp, sp, 624
.cfi_restore 29
.cfi_restore 30
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE25:
.size lll_vfprint, .-lll_vfprint
.align 2
.global lll_vprint
.type lll_vprint, %function
lll_vprint:
.LFB26:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str x0, [sp, 72]
mov x19, x1
adrp x0, :got:stdout
ldr x0, [x0, #:got_lo12:stdout]
ldr x3, [x0]
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 32
mov x2, x0
ldr x1, [sp, 72]
mov x0, x3
bl lll_vfprint
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE26:
.size lll_vprint, .-lll_vprint
.align 2
.global lll_fprint
.type lll_fprint, %function
lll_fprint:
.LFB27:
.cfi_startproc
stp x29, x30, [sp, -288]!
.cfi_def_cfa_offset 288
.cfi_offset 29, -288
.cfi_offset 30, -280
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 240]
str x3, [sp, 248]
str x4, [sp, 256]
str x5, [sp, 264]
str x6, [sp, 272]
str x7, [sp, 280]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
add x0, sp, 288
str x0, [sp, 72]
add x0, sp, 288
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -48
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x2, x0
ldr x1, [sp, 48]
ldr x0, [sp, 56]
bl lll_vfprint
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L128
bl __stack_chk_fail
.L128:
ldp x29, x30, [sp], 288
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE27:
.size lll_fprint, .-lll_fprint
.align 2
.global lll_print
.type lll_print, %function
lll_print:
.LFB28:
.cfi_startproc
stp x29, x30, [sp, -304]!
.cfi_def_cfa_offset 304
.cfi_offset 29, -304
.cfi_offset 30, -296
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 248]
str x2, [sp, 256]
str x3, [sp, 264]
str x4, [sp, 272]
str x5, [sp, 280]
str x6, [sp, 288]
str x7, [sp, 296]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
add x0, sp, 304
str x0, [sp, 72]
add x0, sp, 304
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -56
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x1, x0
ldr x0, [sp, 56]
bl lll_vprint
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L130
bl __stack_chk_fail
.L130:
ldp x29, x30, [sp], 304
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE28:
.size lll_print, .-lll_print
.section .rodata
.align 3
.LC3:
.string "a"
.align 3
.LC4:
.string "Failed to open %s in append mode"
.align 3
.LC5:
.string " "
.text
.align 2
.global lll_vpprint
.type lll_vpprint, %function
lll_vpprint:
.LFB29:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -80
str x0, [sp, 72]
str x1, [sp, 64]
mov x19, x2
adrp x0, .LC3
add x1, x0, :lo12:.LC3
ldr x0, [sp, 72]
bl fopen
str x0, [sp, 88]
ldr x0, [sp, 88]
cmp x0, 0
beq .L132
add x0, sp, 32
mov x1, x19
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 32
mov x2, x0
ldr x1, [sp, 64]
ldr x0, [sp, 88]
bl lll_vfprint
ldr x0, [sp, 88]
bl fclose
b .L134
.L132:
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr x2, [sp, 72]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x3
bl fprintf
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl perror
.L134:
nop
ldr x19, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE29:
.size lll_vpprint, .-lll_vpprint
.align 2
.global lll_pprint
.type lll_pprint, %function
lll_pprint:
.LFB30:
.cfi_startproc
stp x29, x30, [sp, -288]!
.cfi_def_cfa_offset 288
.cfi_offset 29, -288
.cfi_offset 30, -280
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 240]
str x3, [sp, 248]
str x4, [sp, 256]
str x5, [sp, 264]
str x6, [sp, 272]
str x7, [sp, 280]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
add x0, sp, 288
str x0, [sp, 72]
add x0, sp, 288
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -48
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x2, x0
ldr x1, [sp, 48]
ldr x0, [sp, 56]
bl lll_vpprint
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 104]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L136
bl __stack_chk_fail
.L136:
ldp x29, x30, [sp], 288
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE30:
.size lll_pprint, .-lll_pprint
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.type puts, %function
puts:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
ldr x2, [sp, 8]
mov w3, 3040
movk w3, 0xf000, lsl 16
#APP
// 17 "program.c" 1
ldrb x1, [x2], #1
teq x1, #0
beq 3f
1: strb x1, [x3]
2: ldrb x0, [x3, #0x14]
and x0, x0, #0x60
teq x0, #0x60
bne 2b
teq x1, #'
'
moveq x1, #'
'
beq 1b
ldrb x1, [x2], #1
teq x1, #0
bne 1b
3: ldrb x0, [x3, #0x14]
and x0, x0, #0x60
teq x0, #0x60
bne 3b
// 0 "" 2
#NO_APP
str x1, [sp, 16]
str x0, [sp, 24]
nop
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size puts, .-puts
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "input string: "
.align 3
.LC1:
.string "%s"
.align 3
.LC2:
.string "your string is: %s\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
add x0, sp, 16
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __isoc99_scanf
add x0, sp, 16
mov x1, x0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L3
bl __stack_chk_fail
.L3:
mov w0, w1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global GUID_DISK_ADAPTIVE_POWERDOWN
.section .rodata
.align 3
.type GUID_DISK_ADAPTIVE_POWERDOWN, %object
.size GUID_DISK_ADAPTIVE_POWERDOWN, 24
GUID_DISK_ADAPTIVE_POWERDOWN:
.xword 963261153
.hword 18842
.hword 16562
.ascii "\221$\251j\376pvg"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global swap
.type swap, %function
swap:
.LFB0:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp, 8]
ldr w0, [x0]
str w0, [sp, 28]
ldr x0, [sp]
ldr w1, [x0]
ldr x0, [sp, 8]
str w1, [x0]
ldr x0, [sp]
ldr w1, [sp, 28]
str w1, [x0]
nop
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size swap, .-swap
.align 2
.global bubbleSort
.type bubbleSort, %function
bubbleSort:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 44]
str wzr, [sp, 36]
b .L3
.L9:
str wzr, [sp, 40]
b .L4
.L6:
ldrsw x0, [sp, 40]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x0, x1, x0
ldr w1, [x0]
ldrsw x0, [sp, 40]
add x0, x0, 1
lsl x0, x0, 2
ldr x2, [sp, 24]
add x0, x2, x0
ldr w0, [x0]
cmp w1, w0
ble .L5
ldrsw x0, [sp, 40]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x2, x1, x0
ldrsw x0, [sp, 40]
add x0, x0, 1
lsl x0, x0, 2
ldr x1, [sp, 24]
add x0, x1, x0
mov x1, x0
mov x0, x2
bl swap
mov w0, 1
str w0, [sp, 44]
.L5:
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L4:
ldr w1, [sp, 20]
ldr w0, [sp, 36]
sub w0, w1, w0
sub w0, w0, #1
ldr w1, [sp, 40]
cmp w1, w0
blt .L6
str wzr, [sp, 44]
ldr w0, [sp, 44]
cmp w0, 0
bne .L10
ldr w0, [sp, 36]
add w0, w0, 1
str w0, [sp, 36]
.L3:
ldr w0, [sp, 20]
sub w0, w0, #1
ldr w1, [sp, 36]
cmp w1, w0
blt .L9
b .L11
.L10:
nop
.L11:
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size bubbleSort, .-bubbleSort
.section .rodata
.align 3
.LC1:
.string "%d "
.text
.align 2
.global printArray
.type printArray, %function
printArray:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 44]
b .L13
.L14:
ldrsw x0, [sp, 44]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x0, x1, x0
ldr w0, [x0]
mov w1, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L13:
ldr w1, [sp, 44]
ldr w0, [sp, 20]
cmp w1, w0
blt .L14
mov w0, 10
bl putchar
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size printArray, .-printArray
.section .rodata
.align 3
.LC2:
.string "Unsorted array: "
.align 3
.LC3:
.string "Sorted array: "
.text
.align 2
.global main
.type main, %function
main:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 24
ldr q0, [x1]
str q0, [x0]
ldr q0, [x1, 12]
str q0, [x0, 12]
mov w0, 7
str w0, [sp, 20]
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl puts
add x0, sp, 24
ldr w1, [sp, 20]
bl printArray
add x0, sp, 24
ldr w1, [sp, 20]
bl bubbleSort
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl puts
add x0, sp, 24
ldr w1, [sp, 20]
bl printArray
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L17
bl __stack_chk_fail
.L17:
mov w0, w1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size main, .-main
.section .rodata
.align 3
.LC0:
.word 46
.word 24
.word 33
.word 10
.word 2
.word 81
.word 50
.text
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Hello, Yi-Kun!"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl puts
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global PPM_THERMAL_POLICY_CHANGE_GUID
.section .rodata
.align 3
.type PPM_THERMAL_POLICY_CHANGE_GUID, %object
.size PPM_THERMAL_POLICY_CHANGE_GUID, 24
PPM_THERMAL_POLICY_CHANGE_GUID:
.xword 1223915448
.hword 26752
.hword 19579
.ascii "\213\3348\001v\306eM"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global __VERIFIER_nondet_bool
.type __VERIFIER_nondet_bool, %function
__VERIFIER_nondet_bool:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
bl __VERIFIER_nondet_int
cmp w0, 0
cset w0, ne
and w0, w0, 255
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size __VERIFIER_nondet_bool, .-__VERIFIER_nondet_bool
.align 2
.global main
.type main, %function
main:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
bl __VERIFIER_nondet_int
str w0, [sp, 72]
bl __VERIFIER_nondet_bool
str w0, [sp, 24]
bl __VERIFIER_nondet_bool
str w0, [sp, 28]
bl __VERIFIER_nondet_float
str s0, [sp, 32]
bl __VERIFIER_nondet_float
str s0, [sp, 36]
bl __VERIFIER_nondet_float
str s0, [sp, 40]
bl __VERIFIER_nondet_bool
str w0, [sp, 44]
bl __VERIFIER_nondet_bool
str w0, [sp, 48]
bl __VERIFIER_nondet_float
str s0, [sp, 52]
bl __VERIFIER_nondet_bool
str w0, [sp, 56]
bl __VERIFIER_nondet_bool
str w0, [sp, 60]
bl __VERIFIER_nondet_bool
str w0, [sp, 64]
bl __VERIFIER_nondet_bool
str w0, [sp, 68]
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L4
ldr s0, [sp, 52]
fcvt d0, s0
adrp x0, .LC0
ldr d1, [x0, #:lo12:.LC0]
fcmp d0, d1
bne .L4
ldr s0, [sp, 36]
fcmp s0, #0.0
beq .L5
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L5
ldr s0, [sp, 52]
fcmpe s0, #0.0
bge .L5
b .L4
.L5:
ldr s0, [sp, 36]
fcmpe s0, #0.0
bge .L71
b .L4
.L71:
ldr s0, [sp, 40]
fcmpe s0, #0.0
bge .L72
b .L4
.L72:
ldr s1, [sp, 36]
ldr s0, [sp, 32]
fcmp s1, s0
bne .L4
ldr w0, [sp, 56]
cmp w0, 0
bne .L4
ldr s0, [sp, 40]
fcmp s0, #0.0
beq .L9
ldr w0, [sp, 48]
cmp w0, 0
beq .L4
.L9:
ldr w0, [sp, 44]
cmp w0, 0
bne .L4
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
bge .L10
ldr w0, [sp, 28]
cmp w0, 0
beq .L4
.L10:
ldr w0, [sp, 24]
cmp w0, 0
bne .L4
ldr w0, [sp, 68]
cmp w0, 0
bne .L4
ldr w0, [sp, 64]
cmp w0, 0
bne .L4
ldr w0, [sp, 60]
cmp w0, 0
bne .L4
mov w0, 1
b .L11
.L4:
mov w0, 0
.L11:
str w0, [sp, 76]
b .L12
.L69:
ldr w0, [sp, 24]
cmp w0, 0
beq .L13
ldr w0, [sp, 68]
cmp w0, 0
beq .L13
ldr w0, [sp, 64]
cmp w0, 0
beq .L13
ldr w0, [sp, 60]
cmp w0, 0
beq .L13
bl __VERIFIER_nondet_int
str w0, [sp, 72]
b .L14
.L13:
ldr w0, [sp, 72]
sub w0, w0, #1
str w0, [sp, 72]
.L14:
bl __VERIFIER_nondet_bool
str w0, [sp, 80]
bl __VERIFIER_nondet_bool
str w0, [sp, 84]
bl __VERIFIER_nondet_float
str s0, [sp, 88]
bl __VERIFIER_nondet_float
str s0, [sp, 92]
bl __VERIFIER_nondet_float
str s0, [sp, 96]
bl __VERIFIER_nondet_bool
str w0, [sp, 100]
bl __VERIFIER_nondet_bool
str w0, [sp, 104]
bl __VERIFIER_nondet_float
str s0, [sp, 108]
bl __VERIFIER_nondet_bool
str w0, [sp, 112]
bl __VERIFIER_nondet_bool
str w0, [sp, 116]
bl __VERIFIER_nondet_bool
str w0, [sp, 120]
bl __VERIFIER_nondet_bool
str w0, [sp, 124]
ldr s0, [sp, 92]
fcmp s0, #0.0
beq .L15
ldr s0, [sp, 96]
fcmp s0, #0.0
bne .L15
ldr s0, [sp, 108]
fcmpe s0, #0.0
bge .L15
b .L16
.L15:
ldr s0, [sp, 92]
fcmpe s0, #0.0
bge .L73
b .L16
.L73:
ldr s0, [sp, 96]
fcmpe s0, #0.0
bge .L74
b .L16
.L74:
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L20
ldr s0, [sp, 52]
fcmpe s0, #0.0
bge .L20
ldr s0, [sp, 96]
fcmp s0, #0.0
bne .L16
.L20:
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L21
ldr s0, [sp, 52]
fcmpe s0, #0.0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
bne .L22
.L21:
ldr s0, [sp, 40]
fcvt d0, s0
mov x0, 4641240890982006784
fmov d1, x0
fmul d1, d0, d1
ldr s0, [sp, 96]
fcvt d0, s0
mov x0, -4582131145872769024
fmov d2, x0
fmul d2, d0, d2
ldr s0, [sp, 36]
fmul s0, s0, s0
fcvt d0, s0
mov x0, 184717953466368
movk x0, 0xc08e, lsl 48
fmov d3, x0
fmul d3, d0, d3
ldr s4, [sp, 52]
ldr s0, [sp, 36]
fmul s0, s4, s0
fcvt d0, s0
mov x0, 4641240890982006784
fmov d4, x0
fmul d0, d0, d4
fadd d0, d3, d0
fadd d0, d2, d0
fadd d0, d1, d0
fcmp d0, #0.0
bne .L16
.L22:
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L23
ldr s0, [sp, 52]
fcmpe s0, #0.0
bge .L23
ldr s0, [sp, 52]
fcvt d1, s0
fmov d0, 1.1e+1
fmul d1, d1, d0
ldr s0, [sp, 108]
fcvt d2, s0
fmov d0, 1.0e+1
fmul d0, d2, d0
fadd d0, d1, d0
fcmp d0, #0.0
bne .L16
.L23:
ldr s0, [sp, 40]
fcmp s0, #0.0
bne .L24
ldr s0, [sp, 52]
fcmpe s0, #0.0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
bne .L25
.L24:
ldr s0, [sp, 52]
fcvt d0, s0
mov x0, 4636737291354636288
fmov d1, x0
fmul d1, d0, d1
ldr s0, [sp, 108]
fcvt d0, s0
mov x0, -4586634745500139520
fmov d2, x0
fmul d2, d0, d2
ldr s0, [sp, 36]
fcvt d0, s0
mov x0, 184717953466368
movk x0, 0xc08e, lsl 48
fmov d3, x0
fmul d0, d0, d3
fadd d0, d2, d0
fadd d0, d1, d0
fcmp d0, #0.0
bne .L16
.L25:
ldr s1, [sp, 36]
ldr s0, [sp, 88]
fcmp s1, s0
beq .L26
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L16
.L26:
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
bge .L27
ldr s0, [sp, 36]
fcvt d1, s0
ldr s0, [sp, 32]
fcvt d2, s0
ldr s0, [sp, 88]
fcvt d0, s0
fsub d0, d2, d0
fadd d0, d1, d0
fcmp d0, #0.0
bne .L16
.L27:
ldr w0, [sp, 100]
cmp w0, 0
bne .L28
ldr w0, [sp, 84]
cmp w0, 0
bne .L29
ldr s1, [sp, 88]
fmov s0, 1.0e+0
fcmpe s1, s0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L29
.L28:
mov w0, 1
b .L30
.L29:
mov w0, 0
.L30:
ldr w1, [sp, 44]
cmp w0, w1
bne .L16
ldr w0, [sp, 84]
cmp w0, 0
bne .L31
ldr s1, [sp, 88]
fmov s0, 1.0e+0
fcmpe s1, s0
bge .L31
b .L75
.L31:
mov w0, 1
b .L34
.L75:
mov w0, 0
.L34:
ldr w1, [sp, 28]
cmp w0, w1
bne .L16
ldr s0, [sp, 96]
fcmp s0, #0.0
beq .L35
ldr w0, [sp, 104]
cmp w0, 0
beq .L36
.L35:
mov w0, 1
b .L37
.L36:
mov w0, 0
.L37:
ldr w1, [sp, 48]
cmp w0, w1
bne .L16
ldr w0, [sp, 112]
cmp w0, 0
bne .L38
ldr s0, [sp, 96]
fcmp s0, #0.0
beq .L39
ldr w0, [sp, 104]
cmp w0, 0
bne .L39
.L38:
mov w0, 1
b .L40
.L39:
mov w0, 0
.L40:
ldr w1, [sp, 56]
cmp w0, w1
bne .L16
ldr w0, [sp, 24]
cmp w0, 0
beq .L41
ldr w0, [sp, 68]
cmp w0, 0
beq .L41
ldr w0, [sp, 64]
cmp w0, 0
beq .L41
ldr w0, [sp, 60]
cmp w0, 0
bne .L42
.L41:
ldr w0, [sp, 24]
cmp w0, 0
beq .L43
ldr w0, [sp, 68]
cmp w0, 0
beq .L43
ldr w0, [sp, 64]
cmp w0, 0
beq .L43
ldr w0, [sp, 60]
cmp w0, 0
bne .L44
.L43:
ldr s0, [sp, 40]
fcmp s0, #0.0
beq .L44
ldr s0, [sp, 40]
fcmp s0, #0.0
beq .L45
ldr w0, [sp, 48]
cmp w0, 0
beq .L44
.L45:
ldr w0, [sp, 24]
cmp w0, 0
beq .L42
.L44:
mov w0, 1
b .L46
.L42:
mov w0, 0
.L46:
ldr w1, [sp, 80]
cmp w0, w1
bne .L16
ldr w0, [sp, 24]
cmp w0, 0
beq .L47
ldr w0, [sp, 68]
cmp w0, 0
beq .L47
ldr w0, [sp, 64]
cmp w0, 0
beq .L47
ldr w0, [sp, 60]
cmp w0, 0
bne .L48
.L47:
ldr w0, [sp, 24]
cmp w0, 0
beq .L49
ldr w0, [sp, 68]
cmp w0, 0
beq .L49
ldr w0, [sp, 64]
cmp w0, 0
beq .L49
ldr w0, [sp, 60]
cmp w0, 0
bne .L50
.L49:
ldr s0, [sp, 40]
fcmp s0, #0.0
beq .L51
ldr w0, [sp, 48]
cmp w0, 0
beq .L50
.L51:
ldr w0, [sp, 56]
cmp w0, 0
bne .L52
ldr s0, [sp, 40]
fcmp s0, #0.0
beq .L50
ldr w0, [sp, 48]
cmp w0, 0
bne .L50
.L52:
ldr w0, [sp, 68]
cmp w0, 0
beq .L48
.L50:
mov w0, 1
b .L53
.L48:
mov w0, 0
.L53:
ldr w1, [sp, 124]
cmp w0, w1
bne .L16
ldr w0, [sp, 24]
cmp w0, 0
beq .L54
ldr w0, [sp, 68]
cmp w0, 0
beq .L54
ldr w0, [sp, 64]
cmp w0, 0
beq .L54
ldr w0, [sp, 60]
cmp w0, 0
bne .L55
.L54:
ldr w0, [sp, 24]
cmp w0, 0
beq .L56
ldr w0, [sp, 68]
cmp w0, 0
beq .L56
ldr w0, [sp, 64]
cmp w0, 0
beq .L56
ldr w0, [sp, 60]
cmp w0, 0
bne .L57
.L56:
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
bge .L57
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L58
ldr w0, [sp, 28]
cmp w0, 0
beq .L57
.L58:
ldr w0, [sp, 64]
cmp w0, 0
beq .L55
.L57:
mov w0, 1
b .L59
.L55:
mov w0, 0
.L59:
ldr w1, [sp, 120]
cmp w0, w1
bne .L16
ldr w0, [sp, 24]
cmp w0, 0
beq .L60
ldr w0, [sp, 68]
cmp w0, 0
beq .L60
ldr w0, [sp, 64]
cmp w0, 0
beq .L60
ldr w0, [sp, 60]
cmp w0, 0
bne .L61
.L60:
ldr w0, [sp, 24]
cmp w0, 0
beq .L62
ldr w0, [sp, 68]
cmp w0, 0
beq .L62
ldr w0, [sp, 64]
cmp w0, 0
beq .L62
ldr w0, [sp, 60]
cmp w0, 0
bne .L63
.L62:
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
cset w0, ge
and w0, w0, 255
eor w0, w0, 1
and w0, w0, 255
cmp w0, 0
beq .L64
ldr w0, [sp, 28]
cmp w0, 0
beq .L63
.L64:
ldr w0, [sp, 44]
cmp w0, 0
bne .L65
ldr s1, [sp, 32]
fmov s0, 1.0e+0
fcmpe s1, s0
bge .L63
ldr w0, [sp, 28]
cmp w0, 0
bne .L63
.L65:
ldr w0, [sp, 60]
cmp w0, 0
beq .L61
.L63:
mov w0, 1
b .L66
.L61:
mov w0, 0
.L66:
ldr w1, [sp, 116]
cmp w0, w1
bne .L16
mov w0, 1
b .L67
.L16:
mov w0, 0
.L67:
str w0, [sp, 76]
ldr w0, [sp, 80]
str w0, [sp, 24]
ldr w0, [sp, 84]
str w0, [sp, 28]
ldr s0, [sp, 88]
str s0, [sp, 32]
ldr s0, [sp, 92]
str s0, [sp, 36]
ldr s0, [sp, 96]
str s0, [sp, 40]
ldr w0, [sp, 100]
str w0, [sp, 44]
ldr w0, [sp, 104]
str w0, [sp, 48]
ldr s0, [sp, 108]
str s0, [sp, 52]
ldr w0, [sp, 112]
str w0, [sp, 56]
ldr w0, [sp, 116]
str w0, [sp, 60]
ldr w0, [sp, 120]
str w0, [sp, 64]
ldr w0, [sp, 124]
str w0, [sp, 68]
.L12:
ldr w0, [sp, 72]
cmp w0, 0
blt .L68
ldr w0, [sp, 76]
cmp w0, 0
bne .L69
.L68:
mov w0, 0
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size main, .-main
.section .rodata
.align 3
.LC0:
.word 1374389535
.word 1076076216
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "Usage: acct_print FILE\n"
.align 3
.LC1:
.string "Dump the entries in the specified process accounting (pacct) log file\n"
.align 3
.LC2:
.string " -h,? Display this help message\n"
.text
.align 2
.global usage
.type usage, %function
usage:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 23
mov x1, 1
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl fwrite
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 70
mov x1, 1
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl fwrite
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 48
mov x1, 1
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl fwrite
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x1, x0
mov w0, 10
bl fputc
nop
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size usage, .-usage
.section .rodata
.align 3
.LC3:
.string "h?"
.align 3
.LC4:
.string "%s: missing FILE operand\n"
.align 3
.LC5:
.string "Try 'acct_print -h' for more information\n"
.align 3
.LC6:
.string "r"
.align 3
.LC7:
.string "fopen() error"
.align 3
.LC8:
.string "%a %b %d %H:%M:%S %z %Y"
.align 3
.LC9:
.string "uid: %u tty: %u command: %s time: %s\n"
.align 3
.LC10:
.string "fread() error"
.align 3
.LC11:
.string "Found %zu records\n"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -240]!
.cfi_def_cfa_offset 240
.cfi_offset 29, -240
.cfi_offset 30, -232
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 232]
mov x1, 0
mov x0, 64
str x0, [sp, 56]
str xzr, [sp, 48]
b .L4
.L8:
ldr w0, [sp, 36]
cmp w0, 63
beq .L5
ldr w0, [sp, 36]
cmp w0, 104
bne .L6
.L5:
bl usage
mov w0, 0
b .L14
.L6:
bl usage
nop
.L4:
adrp x0, .LC3
add x2, x0, :lo12:.LC3
ldr x1, [sp, 16]
ldr w0, [sp, 28]
bl getopt
str w0, [sp, 36]
ldr w0, [sp, 36]
cmn w0, #1
bne .L8
adrp x0, :got:optind
ldr x0, [x0, #:got_lo12:optind]
ldr w0, [x0]
sxtw x0, w0
lsl x0, x0, 3
ldr x1, [sp, 16]
add x0, x1, x0
ldr x0, [x0]
str x0, [sp, 64]
ldr x0, [sp, 64]
cmp x0, 0
bne .L9
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr x0, [sp, 16]
ldr x0, [x0]
mov x2, x0
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x3
bl fprintf
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x0, [x0]
mov x3, x0
mov x2, 41
mov x1, 1
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl fwrite
mov w0, 1
b .L14
.L9:
adrp x0, .LC6
add x1, x0, :lo12:.LC6
ldr x0, [sp, 64]
bl fopen
str x0, [sp, 72]
ldr x0, [sp, 72]
cmp x0, 0
bne .L11
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl perror
mov w0, 1
b .L14
.L12:
ldr x0, [sp, 48]
add x0, x0, 1
str x0, [sp, 48]
ldr w0, [sp, 112]
uxtw x0, w0
str x0, [sp, 40]
add x0, sp, 40
bl localtime
str x0, [sp, 80]
add x4, sp, 152
ldr x3, [sp, 80]
adrp x0, .LC8
add x2, x0, :lo12:.LC8
mov x1, 80
mov x0, x4
bl strftime
ldr w1, [sp, 96]
ldrh w0, [sp, 90]
mov w5, w0
add x2, sp, 152
add x0, sp, 88
add x0, x0, 48
mov x4, x2
mov x3, x0
mov w2, w5
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl printf
.L11:
add x0, sp, 88
ldr x3, [sp, 72]
mov x2, 1
ldr x1, [sp, 56]
bl fread
cmp x0, 1
beq .L12
ldr x0, [sp, 72]
bl ferror
cmp w0, 0
beq .L13
ldr x0, [sp, 72]
bl feof
cmp w0, 0
bne .L13
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl perror
ldr x0, [sp, 72]
bl fclose
mov w0, 1
b .L14
.L13:
ldr x1, [sp, 48]
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl printf
ldr x0, [sp, 72]
bl fclose
mov w0, 0
.L14:
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 232]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L15
bl __stack_chk_fail
.L15:
mov w0, w1
ldp x29, x30, [sp], 240
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global fi
.type fi, %function
fi:
.LFB0:
.cfi_startproc
sub sp, sp, #16
.cfi_def_cfa_offset 16
str x0, [sp, 8]
str w1, [sp, 4]
str w2, [sp]
ldr w1, [sp]
ldr w0, [sp, 4]
add w0, w1, w0
cmp w0, 0
beq .L3
ldr w0, [sp]
cmp w0, 1
bne .L3
ldr x0, [sp, 8]
ldr x1, [x0]
ldrsw x0, [sp]
orr x1, x1, x0
ldr x0, [sp, 8]
str x1, [x0]
ldr x0, [sp, 8]
ldr x0, [x0]
mov w1, w0
ldr w0, [sp]
eor w0, w1, w0
str w0, [sp]
.L3:
nop
add sp, sp, 16
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size fi, .-fi
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global twice
.type twice, %function
twice:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
ldr x0, [sp, 24]
bl atoi
sxtw x0, w0
str x0, [sp, 40]
ldr x0, [sp, 40]
lsl x0, x0, 1
str x0, [sp, 40]
ldr x0, [sp, 40]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size twice, .-twice
.section .rodata
.align 3
.LC0:
.string "Child id = %d ,Parent id= %d"
.align 3
.LC1:
.string ",Process Name= twice"
.align 3
.LC2:
.string "Insufficient Arguments"
.align 3
.LC3:
.string "twice"
.align 3
.LC4:
.string "%llu"
.align 3
.LC5:
.string "%d"
.align 3
.LC6:
.string "./twice"
.align 3
.LC7:
.string "\nThis statement is not executed if execvp succeeds."
.align 3
.LC8:
.string "square"
.align 3
.LC9:
.string "./square"
.align 3
.LC10:
.string "half"
.align 3
.LC11:
.string "./half"
.align 3
.LC12:
.string "Error! No such %s Process Exist"
.align 3
.LC13:
.string "\nFinal Result is %llu"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -336]!
.cfi_def_cfa_offset 336
.cfi_offset 29, -336
.cfi_offset 30, -328
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -320
str w0, [sp, 44]
str x1, [sp, 32]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 328]
mov x1, 0
str wzr, [sp, 48]
bl getpid
mov w19, w0
bl getppid
mov w2, w0
mov w1, w19
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
str xzr, [sp, 64]
ldr w0, [sp, 44]
cmp w0, 1
ble .L4
ldr x0, [sp, 32]
add x0, x0, 8
ldr x0, [x0]
bl twice
str x0, [sp, 64]
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl puts
ldr x0, [sp, 32]
add x0, x0, 16
ldr x0, [x0]
bl atoi
str w0, [sp, 56]
ldr x0, [sp, 32]
add x0, x0, 24
ldr x0, [x0]
bl atoi
str w0, [sp, 60]
ldr x0, [sp, 32]
add x0, x0, 32
ldr x1, [x0]
add x0, sp, 224
bl strcpy
ldr w0, [sp, 56]
str w0, [sp, 52]
b .L6
.L4:
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
mov w0, 0
bl exit
.L12:
ldrsw x0, [sp, 52]
add x1, sp, 224
ldrb w0, [x1, x0]
cmp w0, 32
bne .L7
ldrsw x0, [sp, 48]
add x1, sp, 120
strb wzr, [x1, x0]
add x2, sp, 120
adrp x0, .LC3
add x1, x0, :lo12:.LC3
mov x0, x2
bl strcmp
cmp w0, 0
bne .L8
mov x0, 8
bl malloc
str x0, [sp, 72]
ldr x0, [sp, 72]
mov x1, 12078
movk x1, 0x7774, lsl 16
movk x1, 0x6369, lsl 32
movk x1, 0x65, lsl 48
str x1, [x0]
mov x0, 100
bl malloc
str x0, [sp, 80]
ldr x3, [sp, 80]
ldr x2, [sp, 64]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 88]
ldr x3, [sp, 88]
ldr w2, [sp, 52]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 96]
ldr x3, [sp, 96]
ldr w2, [sp, 60]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
ldrsw x0, [sp, 60]
bl malloc
str x0, [sp, 104]
ldr x0, [sp, 104]
add x1, sp, 224
bl strcpy
str xzr, [sp, 112]
add x0, sp, 72
mov x1, x0
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl execvp
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl puts
b .L9
.L8:
add x2, sp, 120
adrp x0, .LC8
add x1, x0, :lo12:.LC8
mov x0, x2
bl strcmp
cmp w0, 0
bne .L10
mov x0, 8
bl malloc
str x0, [sp, 72]
ldr x2, [sp, 72]
adrp x0, .LC9
add x1, x0, :lo12:.LC9
mov x0, x2
ldr x2, [x1]
str x2, [x0]
ldrb w1, [x1, 8]
strb w1, [x0, 8]
mov x0, 100
bl malloc
str x0, [sp, 80]
ldr x3, [sp, 80]
ldr x2, [sp, 64]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 88]
ldr x3, [sp, 88]
ldr w2, [sp, 52]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 96]
ldr x3, [sp, 96]
ldr w2, [sp, 60]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
ldrsw x0, [sp, 60]
bl malloc
str x0, [sp, 104]
ldr x0, [sp, 104]
add x1, sp, 224
bl strcpy
str xzr, [sp, 112]
add x0, sp, 72
mov x1, x0
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl execvp
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl puts
b .L9
.L10:
add x2, sp, 120
adrp x0, .LC10
add x1, x0, :lo12:.LC10
mov x0, x2
bl strcmp
cmp w0, 0
bne .L11
mov x0, 8
bl malloc
str x0, [sp, 72]
ldr x2, [sp, 72]
adrp x0, .LC11
add x1, x0, :lo12:.LC11
mov x0, x2
ldr w2, [x1]
str w2, [x0]
ldr w1, [x1, 3]
str w1, [x0, 3]
mov x0, 100
bl malloc
str x0, [sp, 80]
ldr x3, [sp, 80]
ldr x2, [sp, 64]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 88]
ldr x3, [sp, 88]
ldr w2, [sp, 52]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
mov x0, 10
bl malloc
str x0, [sp, 96]
ldr x3, [sp, 96]
ldr w2, [sp, 60]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
mov x0, x3
bl sprintf
ldrsw x0, [sp, 60]
bl malloc
str x0, [sp, 104]
ldr x0, [sp, 104]
add x1, sp, 224
bl strcpy
str xzr, [sp, 112]
add x0, sp, 72
mov x1, x0
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl execvp
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl puts
b .L9
.L11:
add x0, sp, 120
ldrb w0, [x0]
cmp w0, 0
beq .L9
add x0, sp, 120
mov x1, x0
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl printf
mov w0, 0
bl exit
.L7:
ldrsw x0, [sp, 52]
add x1, sp, 224
ldrb w2, [x1, x0]
ldrsw x0, [sp, 48]
add x1, sp, 120
strb w2, [x1, x0]
ldr w0, [sp, 48]
add w0, w0, 1
str w0, [sp, 48]
.L9:
ldr w0, [sp, 52]
add w0, w0, 1
str w0, [sp, 52]
.L6:
ldr w1, [sp, 52]
ldr w0, [sp, 60]
cmp w1, w0
ble .L12
ldr x1, [sp, 64]
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 328]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L14
bl __stack_chk_fail
.L14:
mov w0, w1
ldr x19, [sp, 16]
ldp x29, x30, [sp], 336
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.type doexit, %function
doexit:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str w0, [sp, 28]
ldr w1, [sp, 28]
mov x0, 94
bl syscall
str wzr, [sp, 44]
.L2:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
b .L2
.cfi_endproc
.LFE6:
.size doexit, .-doexit
.global kFailStatus
.section .rodata
.align 2
.type kFailStatus, %object
.size kFailStatus, 4
kFailStatus:
.word 67
.global kRetryStatus
.align 2
.type kRetryStatus, %object
.size kRetryStatus, 4
kRetryStatus:
.word 69
.align 3
.LC0:
.string " (errno %d)\n"
.text
.align 2
.type exitf, %function
exitf:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -304]!
.cfi_def_cfa_offset 304
.cfi_offset 29, -304
.cfi_offset 30, -296
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 248]
str x2, [sp, 256]
str x3, [sp, 264]
str x4, [sp, 272]
str x5, [sp, 280]
str x6, [sp, 288]
str x7, [sp, 296]
str q0, [sp, 112]
str q1, [sp, 128]
str q2, [sp, 144]
str q3, [sp, 160]
str q4, [sp, 176]
str q5, [sp, 192]
str q6, [sp, 208]
str q7, [sp, 224]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 104]
mov x1, 0
bl __errno_location
ldr w0, [x0]
str w0, [sp, 68]
add x0, sp, 304
str x0, [sp, 72]
add x0, sp, 304
str x0, [sp, 80]
add x0, sp, 240
str x0, [sp, 88]
mov w0, -56
str w0, [sp, 96]
mov w0, -128
str w0, [sp, 100]
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
add x0, sp, 16
add x1, sp, 72
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x0, sp, 16
mov x2, x0
ldr x1, [sp, 56]
mov x0, x3
bl vfprintf
adrp x0, :got:stderr
ldr x0, [x0, #:got_lo12:stderr]
ldr x3, [x0]
ldr w2, [sp, 68]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
mov x0, x3
bl fprintf
mov w0, 69
bl doexit
.cfi_endproc
.LFE7:
.size exitf, .-exitf
.section .rodata
.align 3
.LC1:
.string "/proc/self/%s"
.align 3
.LC2:
.string "/proc/thread-self/%s"
.align 3
.LC3:
.string "/proc/self/task/%d/%s"
.text
.align 2
.type syz_open_procfs, %function
syz_open_procfs:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 168]
mov x1, 0
add x0, sp, 40
mov x2, 128
mov w1, 0
bl memset
ldr x0, [sp, 24]
cmp x0, 0
bne .L6
ldr x0, [sp, 16]
add x4, sp, 40
mov x3, x0
adrp x0, .LC1
add x2, x0, :lo12:.LC1
mov x1, 128
mov x0, x4
bl snprintf
b .L7
.L6:
ldr x0, [sp, 24]
cmn x0, #1
bne .L8
ldr x0, [sp, 16]
add x4, sp, 40
mov x3, x0
adrp x0, .LC2
add x2, x0, :lo12:.LC2
mov x1, 128
mov x0, x4
bl snprintf
b .L7
.L8:
ldr x0, [sp, 24]
mov w1, w0
ldr x0, [sp, 16]
add x5, sp, 40
mov x4, x0
mov w3, w1
adrp x0, .LC3
add x2, x0, :lo12:.LC3
mov x1, 128
mov x0, x5
bl snprintf
.L7:
add x0, sp, 40
mov w1, 2
bl open
str w0, [sp, 36]
ldr w0, [sp, 36]
cmn w0, #1
bne .L9
add x0, sp, 40
mov w1, 0
bl open
str w0, [sp, 36]
.L9:
ldrsw x0, [sp, 36]
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 168]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L11
bl __stack_chk_fail
.L11:
mov x0, x1
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size syz_open_procfs, .-syz_open_procfs
.align 2
.type write_file, %function
write_file:
.LFB9:
.cfi_startproc
sub sp, sp, #1328
.cfi_def_cfa_offset 1328
stp x29, x30, [sp]
.cfi_offset 29, -1328
.cfi_offset 30, -1320
mov x29, sp
str x0, [sp, 56]
str x1, [sp, 48]
str x2, [sp, 1280]
str x3, [sp, 1288]
str x4, [sp, 1296]
str x5, [sp, 1304]
str x6, [sp, 1312]
str x7, [sp, 1320]
add x0, sp, 1024
str q0, [x0, 128]
add x0, sp, 1024
str q1, [x0, 144]
add x0, sp, 1024
str q2, [x0, 160]
add x0, sp, 1024
str q3, [x0, 176]
add x0, sp, 1024
str q4, [x0, 192]
add x0, sp, 1024
str q5, [x0, 208]
add x0, sp, 1024
str q6, [x0, 224]
add x0, sp, 1024
str q7, [x0, 240]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 1144]
mov x1, 0
add x0, sp, 1328
str x0, [sp, 88]
add x0, sp, 1328
str x0, [sp, 96]
add x0, sp, 1280
str x0, [sp, 104]
mov w0, -48
str w0, [sp, 112]
mov w0, -128
str w0, [sp, 116]
add x0, sp, 16
add x1, sp, 88
ldp q0, q1, [x1]
stp q0, q1, [x0]
add x1, sp, 16
add x0, sp, 120
mov x3, x1
ldr x2, [sp, 48]
mov x1, 1024
bl vsnprintf
strb wzr, [sp, 1143]
add x0, sp, 120
bl strlen
str w0, [sp, 76]
mov w1, 1
movk w1, 0x8, lsl 16
ldr x0, [sp, 56]
bl open
str w0, [sp, 80]
ldr w0, [sp, 80]
cmn w0, #1
bne .L13
mov w0, 0
b .L16
.L13:
ldrsw x1, [sp, 76]
add x0, sp, 120
mov x2, x1
mov x1, x0
ldr w0, [sp, 80]
bl write
mov x1, x0
ldrsw x0, [sp, 76]
cmp x1, x0
beq .L15
bl __errno_location
ldr w0, [x0]
str w0, [sp, 84]
ldr w0, [sp, 80]
bl close
bl __errno_location
mov x1, x0
ldr w0, [sp, 84]
str w0, [x1]
mov w0, 0
b .L16
.L15:
ldr w0, [sp, 80]
bl close
mov w0, 1
.L16:
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 1144]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L17
bl __stack_chk_fail
.L17:
mov w0, w1
ldp x29, x30, [sp]
add sp, sp, 1328
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE9:
.size write_file, .-write_file
.section .rodata
.align 3
.LC4:
.string "/proc/thread-self/fail-nth"
.align 3
.LC5:
.string "failed to open /proc/thread-self/fail-nth"
.align 3
.LC6:
.string "%d"
.align 3
.LC7:
.string "failed to write /proc/thread-self/fail-nth"
.text
.align 2
.type inject_fault, %function
inject_fault:
.LFB10:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -64
str w0, [sp, 44]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
mov w1, 2
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl open
str w0, [sp, 52]
ldr w0, [sp, 52]
cmn w0, #1
bne .L19
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl exitf
.L19:
ldr w0, [sp, 44]
add w0, w0, 1
add x3, sp, 56
mov w2, w0
adrp x0, .LC6
add x1, x0, :lo12:.LC6
mov x0, x3
bl sprintf
add x0, sp, 56
bl strlen
mov x1, x0
add x0, sp, 56
mov x2, x1
mov x1, x0
ldr w0, [sp, 52]
bl write
mov x19, x0
add x0, sp, 56
bl strlen
cmp x19, x0
beq .L20
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl exitf
.L20:
ldr w0, [sp, 52]
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L22
bl __stack_chk_fail
.L22:
mov w0, w1
ldr x19, [sp, 16]
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE10:
.size inject_fault, .-inject_fault
.global r
.data
.align 3
.type r, %object
.size r, 8
r:
.xword -1
.section .rodata
.align 3
.LC8:
.string "ns"
.align 3
.LC9:
.string "N"
.align 3
.LC10:
.string "/sys/kernel/debug/failslab/ignore-gfp-wait"
.align 3
.LC11:
.string "/sys/kernel/debug/fail_futex/ignore-private"
.text
.align 2
.global loop
.type loop, %function
loop:
.LFB11:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
str xzr, [sp, 24]
mov x2, 3
adrp x0, .LC8
add x1, x0, :lo12:.LC8
mov x0, 2112
movk x0, 0x2000, lsl 16
bl memcpy
mov x1, 2112
movk x1, 0x2000, lsl 16
mov x0, 0
bl syz_open_procfs
str x0, [sp, 24]
ldr x0, [sp, 24]
cmn x0, #1
beq .L24
ldr x1, [sp, 24]
adrp x0, r
add x0, x0, :lo12:r
str x1, [x0]
.L24:
adrp x0, .LC9
add x1, x0, :lo12:.LC9
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl write_file
adrp x0, .LC9
add x1, x0, :lo12:.LC9
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl write_file
mov w0, 0
bl inject_fault
adrp x0, r
add x0, x0, :lo12:r
ldr x0, [x0]
mov w3, 166
mov w2, 256
movk w2, 0x2000, lsl 16
mov x1, x0
mov x0, 61
bl syscall
nop
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE11:
.size loop, .-loop
.align 2
.global main
.type main, %function
main:
.LFB12:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
mov w6, 0
mov w5, -1
mov w4, 50
mov w3, 3
mov w2, 16777216
mov w1, 536870912
mov x0, 222
bl syscall
bl loop
mov w0, 0
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE12:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global target_x
.type target_x, %function
target_x:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -320]!
.cfi_def_cfa_offset 320
.cfi_offset 29, -320
.cfi_offset 30, -312
mov x29, sp
stp d8, d9, [sp, 16]
.cfi_offset 72, -304
.cfi_offset 73, -296
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 312]
mov x1, 0
mov w0, 8
str w0, [sp, 80]
mov w0, 63363
movk w0, 0x3e99, lsl 16
fmov s0, w0
str s0, [sp, 84]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 192
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
add x0, sp, 232
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
stp xzr, xzr, [sp, 272]
stp xzr, xzr, [sp, 288]
str xzr, [sp, 304]
adrp x0, .LC2
add x1, x0, :lo12:.LC2
add x0, sp, 152
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr w1, [x1, 32]
str w1, [x0, 32]
str wzr, [sp, 88]
ldr w0, [sp, 88]
cmp w0, 0
bne .L2
mov w0, 1
str w0, [sp, 88]
str wzr, [sp, 76]
b .L3
.L6:
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 192
ldr s1, [x1, x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 232
ldr s0, [x1, x0]
fcmp s1, s0
beq .L11
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 232
ldr s1, [x1, x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 192
ldr s0, [x1, x0]
fsub s0, s1, s0
fmov s1, 2.0e+0
fdiv s0, s1, s0
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 272
str s0, [x1, x0]
b .L5
.L11:
nop
.L5:
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L3:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L6
.L2:
ldr x0, [sp, 56]
ldr s1, [x0]
ldr s0, [sp, 232]
fsub s1, s1, s0
ldr s0, [sp, 272]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 92]
ldr x0, [sp, 48]
ldr s1, [x0]
ldr s0, [sp, 272]
fmul s0, s1, s0
str s0, [sp, 96]
ldr x0, [sp, 56]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 236]
fsub s1, s1, s0
ldr s0, [sp, 276]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 100]
ldr x0, [sp, 48]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 276]
fmul s0, s1, s0
str s0, [sp, 104]
ldr x0, [sp, 56]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 240]
fsub s1, s1, s0
ldr s0, [sp, 280]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 108]
ldr x0, [sp, 48]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 280]
fmul s0, s1, s0
str s0, [sp, 112]
ldr x0, [sp, 56]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 244]
fsub s1, s1, s0
ldr s0, [sp, 284]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 116]
ldr x0, [sp, 48]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 284]
fmul s0, s1, s0
str s0, [sp, 120]
ldr s0, [sp, 92]
str s0, [sp, 124]
ldr s0, [sp, 100]
str s0, [sp, 128]
ldr s0, [sp, 108]
str s0, [sp, 132]
ldr s0, [sp, 116]
str s0, [sp, 136]
ldr s1, [sp, 152]
ldr s0, [sp, 84]
fadd s1, s1, s0
ldr s2, [sp, 156]
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 160]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 164]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 168]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 172]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 176]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 180]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 140]
ldr s0, [sp, 96]
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 104]
fadd s1, s1, s0
ldr s0, [sp, 112]
fadd s0, s1, s0
ldr s1, [sp, 120]
fadd s0, s1, s0
str s0, [sp, 144]
ldr s0, [sp, 144]
fcmp s0, #0.0
beq .L7
ldr s0, [sp, 96]
fmul s0, s0, s0
fcvt d8, s0
ldr s0, [sp, 156]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 164]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 176]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d8, d8, d0
ldr s0, [sp, 104]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 164]
ldr s0, [sp, 124]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 172]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 180]
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 112]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 160]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 168]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 172]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 120]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 168]
ldr s0, [sp, 132]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 176]
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d0, d8, d0
bl sqrt
fcvt s0, d0
b .L8
.L7:
movi v0.2s, #0
.L8:
str s0, [sp, 148]
ldr x0, [sp, 48]
ldr s0, [sp, 148]
str s0, [x0]
ldr s0, [sp, 140]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 312]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L10
bl __stack_chk_fail
.L10:
ldp d8, d9, [sp, 16]
ldp x29, x30, [sp], 320
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_restore 73
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size target_x, .-target_x
.section .rodata
.align 3
.LC0:
.word -1049624576
.word -1049624576
.word -1047527424
.word -1047520608
.word 0
.word 0
.word 0
.word 0
.word 0
.word 0
.align 3
.LC1:
.word 1097859072
.word 1097859072
.word 1099956224
.word 1099949933
.word 0
.word 0
.word 0
.word 0
.word 0
.word 0
.align 3
.LC2:
.word 904237092
.word -1038445997
.word 1115739212
.word 1053631783
.word 1067153493
.word -1086620670
.word -1087757287
.word 986952768
.word 0
.text
.align 2
.global target_y
.type target_y, %function
target_y:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -368]!
.cfi_def_cfa_offset 368
.cfi_offset 29, -368
.cfi_offset 30, -360
mov x29, sp
stp d8, d9, [sp, 16]
.cfi_offset 72, -352
.cfi_offset 73, -344
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 360]
mov x1, 0
mov w0, 15
str w0, [sp, 72]
mov w0, 59878
movk w0, 0x401e, lsl 16
fmov s0, w0
str s0, [sp, 76]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 176
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
add x0, sp, 216
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
stp xzr, xzr, [sp, 256]
stp xzr, xzr, [sp, 272]
str xzr, [sp, 288]
adrp x0, .LC3
add x1, x0, :lo12:.LC3
add x0, sp, 296
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
str wzr, [sp, 80]
ldr w0, [sp, 80]
cmp w0, 0
bne .L13
mov w0, 1
str w0, [sp, 80]
str wzr, [sp, 68]
b .L14
.L17:
ldrsw x0, [sp, 68]
lsl x0, x0, 2
add x1, sp, 176
ldr s1, [x1, x0]
ldrsw x0, [sp, 68]
lsl x0, x0, 2
add x1, sp, 216
ldr s0, [x1, x0]
fcmp s1, s0
beq .L22
ldrsw x0, [sp, 68]
lsl x0, x0, 2
add x1, sp, 216
ldr s1, [x1, x0]
ldrsw x0, [sp, 68]
lsl x0, x0, 2
add x1, sp, 176
ldr s0, [x1, x0]
fsub s0, s1, s0
fmov s1, 2.0e+0
fdiv s0, s1, s0
ldrsw x0, [sp, 68]
lsl x0, x0, 2
add x1, sp, 256
str s0, [x1, x0]
b .L16
.L22:
nop
.L16:
ldr w0, [sp, 68]
add w0, w0, 1
str w0, [sp, 68]
.L14:
ldr w1, [sp, 68]
ldr w0, [sp, 44]
cmp w1, w0
blt .L17
.L13:
ldr x0, [sp, 56]
ldr s1, [x0]
ldr s0, [sp, 216]
fsub s1, s1, s0
ldr s0, [sp, 256]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 84]
ldr x0, [sp, 48]
ldr s1, [x0]
ldr s0, [sp, 256]
fmul s0, s1, s0
str s0, [sp, 88]
ldr x0, [sp, 56]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 220]
fsub s1, s1, s0
ldr s0, [sp, 260]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 92]
ldr x0, [sp, 48]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 260]
fmul s0, s1, s0
str s0, [sp, 96]
ldr x0, [sp, 56]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 224]
fsub s1, s1, s0
ldr s0, [sp, 264]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 100]
ldr x0, [sp, 48]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 264]
fmul s0, s1, s0
str s0, [sp, 104]
ldr x0, [sp, 56]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 228]
fsub s1, s1, s0
ldr s0, [sp, 268]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 108]
ldr x0, [sp, 48]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 268]
fmul s0, s1, s0
str s0, [sp, 112]
ldr s0, [sp, 84]
str s0, [sp, 116]
ldr s1, [sp, 116]
ldr s0, [sp, 84]
fmul s0, s1, s0
str s0, [sp, 120]
ldr s1, [sp, 120]
ldr s0, [sp, 84]
fmul s0, s1, s0
str s0, [sp, 124]
ldr s1, [sp, 124]
ldr s0, [sp, 84]
fmul s0, s1, s0
str s0, [sp, 128]
ldr s0, [sp, 92]
str s0, [sp, 132]
ldr s1, [sp, 132]
ldr s0, [sp, 92]
fmul s0, s1, s0
str s0, [sp, 136]
ldr s0, [sp, 100]
str s0, [sp, 140]
ldr s1, [sp, 140]
ldr s0, [sp, 100]
fmul s0, s1, s0
str s0, [sp, 144]
ldr s1, [sp, 144]
ldr s0, [sp, 100]
fmul s0, s1, s0
str s0, [sp, 148]
ldr s1, [sp, 148]
ldr s0, [sp, 100]
fmul s0, s1, s0
str s0, [sp, 152]
ldr s0, [sp, 108]
str s0, [sp, 156]
ldr s1, [sp, 156]
ldr s0, [sp, 108]
fmul s0, s1, s0
str s0, [sp, 160]
ldr s1, [sp, 296]
ldr s0, [sp, 76]
fadd s1, s1, s0
ldr s2, [sp, 300]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 304]
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 308]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 312]
ldr s0, [sp, 160]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 316]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 320]
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 120]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 164]
ldr s1, [sp, 328]
ldr s0, [sp, 116]
fmul s1, s1, s0
ldr s0, [sp, 132]
fmul s1, s1, s0
ldr s0, [sp, 140]
fmul s1, s1, s0
ldr s0, [sp, 156]
fmul s1, s1, s0
ldr s0, [sp, 164]
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 120]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 164]
ldr s0, [sp, 88]
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 96]
fadd s1, s1, s0
ldr s0, [sp, 104]
fadd s0, s1, s0
ldr s1, [sp, 112]
fadd s0, s1, s0
str s0, [sp, 168]
ldr s0, [sp, 168]
fcmp s0, #0.0
beq .L18
ldr s0, [sp, 88]
fmul s0, s0, s0
fcvt d8, s0
ldr s0, [sp, 324]
fadd s1, s0, s0
ldr s0, [sp, 116]
fmul s1, s1, s0
ldr s0, [sp, 132]
fmul s1, s1, s0
ldr s0, [sp, 156]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 328]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
fmov s0, 4.0e+0
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 340]
fadd s2, s0, s0
ldr s0, [sp, 116]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d8, d8, d0
ldr s0, [sp, 96]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 300]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 308]
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 316]
fadd s2, s0, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 120]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 104]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 320]
fmov s0, 4.0e+0
fmul s1, s1, s0
ldr s0, [sp, 148]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 328]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 332]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 336]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 116]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 348]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 352]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 112]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 304]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 308]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 312]
fadd s2, s0, s0
ldr s0, [sp, 156]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 120]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d0, d8, d0
bl sqrt
fcvt s0, d0
b .L19
.L18:
movi v0.2s, #0
.L19:
str s0, [sp, 172]
ldr x0, [sp, 48]
ldr s0, [sp, 172]
str s0, [x0]
ldr s0, [sp, 164]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 360]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L21
bl __stack_chk_fail
.L21:
ldp d8, d9, [sp, 16]
ldp x29, x30, [sp], 368
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_restore 73
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size target_y, .-target_y
.section .rodata
.align 3
.LC3:
.word -1131184156
.word -1038490370
.word 1115700777
.word -1090498653
.word 1055334101
.word 1041064478
.word 966382407
.word -1162649852
.word 995402373
.word -1160505242
.word -1176603931
.word -1103558309
.word 1057503746
.word -1094799533
.word -1164205469
.word 0
.text
.align 2
.global target_theta
.type target_theta, %function
target_theta:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -384]!
.cfi_def_cfa_offset 384
.cfi_offset 29, -384
.cfi_offset 30, -376
mov x29, sp
stp d8, d9, [sp, 16]
.cfi_offset 72, -368
.cfi_offset 73, -360
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 376]
mov x1, 0
mov w0, 20
str w0, [sp, 80]
mov w0, 31630
movk w0, 0x3d87, lsl 16
fmov s0, w0
str s0, [sp, 84]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 168
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
add x0, sp, 208
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
stp xzr, xzr, [sp, 248]
add x0, sp, 512
stp xzr, xzr, [x0, -248]
str xzr, [sp, 280]
adrp x0, .LC4
add x1, x0, :lo12:.LC4
add x0, sp, 288
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
ldr q0, [x1, 64]
str q0, [x0, 64]
ldr w1, [x1, 80]
str w1, [x0, 80]
str wzr, [sp, 88]
ldr w0, [sp, 88]
cmp w0, 0
bne .L24
mov w0, 1
str w0, [sp, 88]
str wzr, [sp, 76]
b .L25
.L28:
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 168
ldr s1, [x1, x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 208
ldr s0, [x1, x0]
fcmp s1, s0
beq .L33
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 208
ldr s1, [x1, x0]
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 168
ldr s0, [x1, x0]
fsub s0, s1, s0
fmov s1, 2.0e+0
fdiv s0, s1, s0
ldrsw x0, [sp, 76]
lsl x0, x0, 2
add x1, sp, 248
str s0, [x1, x0]
b .L27
.L33:
nop
.L27:
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L25:
ldr w1, [sp, 76]
ldr w0, [sp, 44]
cmp w1, w0
blt .L28
.L24:
ldr x0, [sp, 56]
ldr s1, [x0]
ldr s0, [sp, 208]
fsub s1, s1, s0
ldr s0, [sp, 248]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 92]
ldr x0, [sp, 48]
ldr s1, [x0]
ldr s0, [sp, 248]
fmul s0, s1, s0
str s0, [sp, 96]
ldr x0, [sp, 56]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 212]
fsub s1, s1, s0
ldr s0, [sp, 252]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 100]
ldr x0, [sp, 48]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 252]
fmul s0, s1, s0
str s0, [sp, 104]
ldr x0, [sp, 56]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 216]
fsub s1, s1, s0
ldr s0, [sp, 256]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 108]
ldr x0, [sp, 48]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 256]
fmul s0, s1, s0
str s0, [sp, 112]
ldr x0, [sp, 56]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 220]
fsub s1, s1, s0
ldr s0, [sp, 260]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 116]
ldr x0, [sp, 48]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 260]
fmul s0, s1, s0
str s0, [sp, 120]
ldr s0, [sp, 92]
str s0, [sp, 124]
ldr s1, [sp, 124]
ldr s0, [sp, 92]
fmul s0, s1, s0
str s0, [sp, 128]
ldr s0, [sp, 100]
str s0, [sp, 132]
ldr s1, [sp, 132]
ldr s0, [sp, 100]
fmul s0, s1, s0
str s0, [sp, 136]
ldr s0, [sp, 108]
str s0, [sp, 140]
ldr s1, [sp, 140]
ldr s0, [sp, 108]
fmul s0, s1, s0
str s0, [sp, 144]
ldr s0, [sp, 116]
str s0, [sp, 148]
ldr s1, [sp, 148]
ldr s0, [sp, 116]
fmul s0, s1, s0
str s0, [sp, 152]
ldr s1, [sp, 288]
ldr s0, [sp, 84]
fadd s1, s1, s0
ldr s2, [sp, 292]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 296]
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 300]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 304]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 308]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 312]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 316]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s1, [sp, 320]
ldr s0, [sp, 152]
fmul s1, s1, s0
ldr s0, [sp, 156]
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s1, [sp, 356]
ldr s0, [sp, 144]
fmul s1, s1, s0
ldr s0, [sp, 148]
fmul s1, s1, s0
ldr s0, [sp, 156]
fadd s1, s1, s0
ldr s2, [sp, 360]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 364]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s0, [sp, 96]
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 104]
fadd s1, s1, s0
ldr s0, [sp, 112]
fadd s0, s1, s0
ldr s1, [sp, 120]
fadd s0, s1, s0
str s0, [sp, 160]
ldr s0, [sp, 160]
fcmp s0, #0.0
beq .L29
ldr s0, [sp, 96]
fmul s0, s0, s0
fcvt d8, s0
ldr s1, [sp, 300]
ldr s0, [sp, 140]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 316]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 328]
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 348]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 360]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 364]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d8, d8, d0
ldr s0, [sp, 104]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 292]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 308]
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 312]
fadd s2, s0, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 360]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 112]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 300]
ldr s0, [sp, 124]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 304]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 324]
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 336]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 340]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 344]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 356]
fadd s2, s0, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 120]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 296]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 308]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 320]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 344]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s2, s2, s0
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 356]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 360]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 364]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s2, s2, s0
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d0, d8, d0
bl sqrt
fcvt s0, d0
b .L30
.L29:
movi v0.2s, #0
.L30:
str s0, [sp, 164]
ldr x0, [sp, 48]
ldr s0, [sp, 164]
str s0, [x0]
ldr s0, [sp, 156]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 376]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L32
bl __stack_chk_fail
.L32:
ldp d8, d9, [sp, 16]
ldp x29, x30, [sp], 384
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_restore 73
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size target_theta, .-target_theta
.section .rodata
.align 3
.LC4:
.word 943421477
.word -1117620554
.word 1032265008
.word 1006896924
.word -1143741433
.word -1152587208
.word 977558770
.word -1155314532
.word 994589235
.word -1201156950
.word 940815841
.word -1195669945
.word 957043486
.word 963268929
.word -1180358015
.word -1198625724
.word 967139223
.word -1180105322
.word -1192517150
.word 958754441
.word 0
.text
.align 2
.global target_phi
.type target_phi, %function
target_phi:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -384]!
.cfi_def_cfa_offset 384
.cfi_offset 29, -384
.cfi_offset 30, -376
mov x29, sp
stp d8, d9, [sp, 16]
.cfi_offset 72, -368
.cfi_offset 73, -360
str x0, [sp, 56]
str x1, [sp, 48]
str w2, [sp, 44]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 376]
mov x1, 0
mov w0, 20
str w0, [sp, 68]
mov w0, 19813
movk w0, 0x369e, lsl 16
fmov s0, w0
str s0, [sp, 72]
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 168
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC1
add x1, x0, :lo12:.LC1
add x0, sp, 208
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
stp xzr, xzr, [sp, 248]
add x0, sp, 512
stp xzr, xzr, [x0, -248]
str xzr, [sp, 280]
adrp x0, .LC5
add x1, x0, :lo12:.LC5
add x0, sp, 288
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
ldr q0, [x1, 64]
str q0, [x0, 64]
ldr w1, [x1, 80]
str w1, [x0, 80]
str wzr, [sp, 76]
ldr w0, [sp, 76]
cmp w0, 0
bne .L35
mov w0, 1
str w0, [sp, 76]
str wzr, [sp, 64]
b .L36
.L39:
ldrsw x0, [sp, 64]
lsl x0, x0, 2
add x1, sp, 168
ldr s1, [x1, x0]
ldrsw x0, [sp, 64]
lsl x0, x0, 2
add x1, sp, 208
ldr s0, [x1, x0]
fcmp s1, s0
beq .L44
ldrsw x0, [sp, 64]
lsl x0, x0, 2
add x1, sp, 208
ldr s1, [x1, x0]
ldrsw x0, [sp, 64]
lsl x0, x0, 2
add x1, sp, 168
ldr s0, [x1, x0]
fsub s0, s1, s0
fmov s1, 2.0e+0
fdiv s0, s1, s0
ldrsw x0, [sp, 64]
lsl x0, x0, 2
add x1, sp, 248
str s0, [x1, x0]
b .L38
.L44:
nop
.L38:
ldr w0, [sp, 64]
add w0, w0, 1
str w0, [sp, 64]
.L36:
ldr w1, [sp, 64]
ldr w0, [sp, 44]
cmp w1, w0
blt .L39
.L35:
ldr x0, [sp, 56]
ldr s1, [x0]
ldr s0, [sp, 208]
fsub s1, s1, s0
ldr s0, [sp, 248]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 80]
ldr x0, [sp, 48]
ldr s1, [x0]
ldr s0, [sp, 248]
fmul s0, s1, s0
str s0, [sp, 84]
ldr x0, [sp, 56]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 212]
fsub s1, s1, s0
ldr s0, [sp, 252]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 88]
ldr x0, [sp, 48]
add x0, x0, 4
ldr s1, [x0]
ldr s0, [sp, 252]
fmul s0, s1, s0
str s0, [sp, 92]
ldr x0, [sp, 56]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 216]
fsub s1, s1, s0
ldr s0, [sp, 256]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 96]
ldr x0, [sp, 48]
add x0, x0, 8
ldr s1, [x0]
ldr s0, [sp, 256]
fmul s0, s1, s0
str s0, [sp, 100]
ldr x0, [sp, 56]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 220]
fsub s1, s1, s0
ldr s0, [sp, 260]
fmul s1, s1, s0
fmov s0, 1.0e+0
fadd s0, s1, s0
str s0, [sp, 104]
ldr x0, [sp, 48]
add x0, x0, 12
ldr s1, [x0]
ldr s0, [sp, 260]
fmul s0, s1, s0
str s0, [sp, 108]
ldr s0, [sp, 80]
str s0, [sp, 112]
ldr s1, [sp, 112]
ldr s0, [sp, 80]
fmul s0, s1, s0
str s0, [sp, 116]
ldr s1, [sp, 116]
ldr s0, [sp, 80]
fmul s0, s1, s0
str s0, [sp, 120]
ldr s0, [sp, 88]
str s0, [sp, 124]
ldr s1, [sp, 124]
ldr s0, [sp, 88]
fmul s0, s1, s0
str s0, [sp, 128]
ldr s1, [sp, 128]
ldr s0, [sp, 88]
fmul s0, s1, s0
str s0, [sp, 132]
ldr s0, [sp, 96]
str s0, [sp, 136]
ldr s1, [sp, 136]
ldr s0, [sp, 96]
fmul s0, s1, s0
str s0, [sp, 140]
ldr s1, [sp, 140]
ldr s0, [sp, 96]
fmul s0, s1, s0
str s0, [sp, 144]
ldr s0, [sp, 104]
str s0, [sp, 148]
ldr s1, [sp, 148]
ldr s0, [sp, 104]
fmul s0, s1, s0
str s0, [sp, 152]
ldr s1, [sp, 288]
ldr s0, [sp, 72]
fadd s1, s1, s0
ldr s2, [sp, 292]
ldr s0, [sp, 112]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 296]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 300]
ldr s0, [sp, 112]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 304]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 308]
ldr s0, [sp, 112]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 312]
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 316]
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s1, [sp, 320]
ldr s0, [sp, 124]
fmul s1, s1, s0
ldr s0, [sp, 156]
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 112]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
ldr s0, [sp, 144]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 112]
fmul s2, s2, s0
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 120]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s1, [sp, 356]
ldr s0, [sp, 116]
fmul s1, s1, s0
ldr s0, [sp, 124]
fmul s1, s1, s0
ldr s0, [sp, 136]
fmul s1, s1, s0
ldr s0, [sp, 156]
fadd s1, s1, s0
ldr s2, [sp, 360]
ldr s0, [sp, 132]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 364]
ldr s0, [sp, 120]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
str s0, [sp, 156]
ldr s0, [sp, 84]
movi v1.2s, #0
fadd s1, s0, s1
ldr s0, [sp, 92]
fadd s1, s1, s0
ldr s0, [sp, 100]
fadd s0, s1, s0
ldr s1, [sp, 108]
fadd s0, s1, s0
str s0, [sp, 160]
ldr s0, [sp, 160]
fcmp s0, #0.0
beq .L40
ldr s0, [sp, 84]
fmul s0, s0, s0
fcvt d8, s0
ldr s0, [sp, 292]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 300]
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 308]
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 324]
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 332]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
fmov s0, 3.0e+0
fmul s2, s2, s0
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 356]
fadd s2, s0, s0
ldr s0, [sp, 112]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 364]
fmov s0, 3.0e+0
fmul s2, s2, s0
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d8, d8, d0
ldr s0, [sp, 92]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 300]
ldr s0, [sp, 112]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 304]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 320]
fadd s1, s1, s0
ldr s0, [sp, 332]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 112]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 340]
ldr s0, [sp, 120]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 344]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 136]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 352]
fadd s2, s0, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 356]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 360]
fmov s0, 3.0e+0
fmul s2, s2, s0
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 100]
fmul s0, s0, s0
fcvt d9, s0
ldr s0, [sp, 296]
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 304]
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 312]
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
fmov s0, 3.0e+0
fmul s2, s2, s0
ldr s0, [sp, 140]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 336]
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 148]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 348]
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 152]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 352]
ldr s0, [sp, 128]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 356]
ldr s0, [sp, 116]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 360]
ldr s0, [sp, 132]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d8, d8, d0
ldr s0, [sp, 108]
fmul s0, s0, s0
fcvt d9, s0
ldr s1, [sp, 308]
ldr s0, [sp, 112]
fmul s0, s1, s0
movi v1.2s, #0
fadd s1, s0, s1
ldr s2, [sp, 312]
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 316]
fadd s1, s1, s0
ldr s0, [sp, 324]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s2, s2, s0
ldr s0, [sp, 112]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 328]
ldr s0, [sp, 144]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 336]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 344]
ldr s0, [sp, 128]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s0, [sp, 348]
fadd s2, s0, s0
ldr s0, [sp, 148]
fmul s2, s2, s0
ldr s0, [sp, 124]
fmul s2, s2, s0
ldr s0, [sp, 136]
fmul s0, s2, s0
fadd s1, s1, s0
ldr s2, [sp, 364]
ldr s0, [sp, 120]
fmul s0, s2, s0
fadd s0, s1, s0
fcvt d0, s0
fmov d1, 2.0e+0
bl pow
fmul d0, d9, d0
fadd d0, d8, d0
bl sqrt
fcvt s0, d0
b .L41
.L40:
movi v0.2s, #0
.L41:
str s0, [sp, 164]
ldr x0, [sp, 48]
ldr s0, [sp, 164]
str s0, [x0]
ldr s0, [sp, 156]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 376]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L43
bl __stack_chk_fail
.L43:
ldp d8, d9, [sp, 16]
ldp x29, x30, [sp], 384
.cfi_restore 30
.cfi_restore 29
.cfi_restore 72
.cfi_restore 73
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size target_phi, .-target_phi
.section .rodata
.align 3
.LC5:
.word -1322498264
.word -1117147883
.word 1032636022
.word 993934750
.word -1146358870
.word -1147171301
.word 1007660413
.word 944601207
.word -1208483166
.word -1201923604
.word -1190236558
.word 936991118
.word 952604549
.word -1191078395
.word -1175093381
.word 967488053
.word -1203389506
.word 959290878
.word 959587008
.word 946228834
.word 0
.text
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global replace
.type replace, %function
replace:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -176]!
.cfi_def_cfa_offset 176
.cfi_offset 29, -176
.cfi_offset 30, -168
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
stp x27, x28, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -160
.cfi_offset 20, -152
.cfi_offset 21, -144
.cfi_offset 22, -136
.cfi_offset 23, -128
.cfi_offset 24, -120
.cfi_offset 25, -112
.cfi_offset 26, -104
.cfi_offset 27, -96
.cfi_offset 28, -88
str x0, [x29, 120]
str x1, [x29, 112]
str x2, [x29, 104]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 168]
mov x1, 0
mov x0, sp
mov x28, x0
ldr x0, [x29, 120]
bl strlen
str w0, [x29, 136]
ldr x0, [x29, 112]
bl strlen
str w0, [x29, 140]
ldr x0, [x29, 104]
bl strlen
str w0, [x29, 144]
ldr w0, [x29, 136]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 152]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 61
lsl x23, x27, 3
orr x23, x1, x23
lsl x22, x26, 3
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 61
lsl x21, x25, 3
orr x21, x1, x21
lsl x20, x24, 3
sxtw x0, w0
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L2:
cmp sp, x1
beq .L3
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L2
.L3:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L4
str xzr, [sp, 1024]
.L4:
add x0, sp, 16
add x0, x0, 0
str x0, [x29, 160]
str wzr, [x29, 132]
.L5:
ldr x1, [x29, 112]
ldr x0, [x29, 120]
bl strstr
mov x1, x0
ldr x0, [x29, 120]
sub x0, x1, x0
str w0, [x29, 148]
ldr w1, [x29, 148]
ldr w0, [x29, 140]
add w0, w1, w0
sxtw x0, w0
ldr x1, [x29, 120]
add x0, x1, x0
mov x1, x0
ldr x0, [x29, 160]
bl strcpy
ldrsw x0, [x29, 148]
ldr x1, [x29, 120]
add x0, x1, x0
ldr x1, [x29, 104]
bl strcpy
ldr w1, [x29, 148]
ldr w0, [x29, 144]
add w0, w1, w0
sxtw x0, w0
ldr x1, [x29, 120]
add x19, x1, x0
ldr x0, [x29, 160]
bl strlen
mov x2, x0
ldr x1, [x29, 160]
mov x0, x19
bl strncpy
ldr w0, [x29, 132]
add w0, w0, 1
str w0, [x29, 132]
ldr x1, [x29, 112]
ldr x0, [x29, 120]
bl strstr
cmp x0, 0
bne .L5
ldr w1, [x29, 144]
ldr w0, [x29, 140]
sub w1, w1, w0
ldr w0, [x29, 132]
mul w1, w1, w0
ldr w0, [x29, 136]
add w0, w1, w0
sxtw x0, w0
ldr x1, [x29, 120]
add x0, x1, x0
strb wzr, [x0]
mov sp, x28
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 168]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L6
bl __stack_chk_fail
.L6:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x27, x28, [sp, 80]
ldp x29, x30, [sp], 176
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE6:
.size replace, .-replace
.align 2
.global delete
.type delete, %function
delete:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -160]!
.cfi_def_cfa_offset 160
.cfi_offset 29, -160
.cfi_offset 30, -152
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
stp x27, x28, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -144
.cfi_offset 20, -136
.cfi_offset 21, -128
.cfi_offset 22, -120
.cfi_offset 23, -112
.cfi_offset 24, -104
.cfi_offset 25, -96
.cfi_offset 26, -88
.cfi_offset 27, -80
.cfi_offset 28, -72
str x0, [x29, 104]
str x1, [x29, 96]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 152]
mov x1, 0
mov x0, sp
mov x28, x0
ldr x0, [x29, 104]
bl strlen
str w0, [x29, 124]
ldr x0, [x29, 96]
bl strlen
str w0, [x29, 128]
ldr w0, [x29, 124]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 136]
sxtw x1, w0
mov x26, x1
mov x27, 0
lsr x1, x26, 61
lsl x23, x27, 3
orr x23, x1, x23
lsl x22, x26, 3
sxtw x1, w0
mov x24, x1
mov x25, 0
lsr x1, x24, 61
lsl x21, x25, 3
orr x21, x1, x21
lsl x20, x24, 3
sxtw x0, w0
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L8:
cmp sp, x1
beq .L9
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L8
.L9:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L10
str xzr, [sp, 1024]
.L10:
add x0, sp, 16
add x0, x0, 0
str x0, [x29, 144]
str wzr, [x29, 120]
.L11:
ldr x1, [x29, 96]
ldr x0, [x29, 104]
bl strstr
mov x1, x0
ldr x0, [x29, 104]
sub x0, x1, x0
str w0, [x29, 132]
ldr w1, [x29, 132]
ldr w0, [x29, 128]
add w0, w1, w0
sxtw x0, w0
ldr x1, [x29, 104]
add x0, x1, x0
mov x1, x0
ldr x0, [x29, 144]
bl strcpy
ldrsw x0, [x29, 132]
sub x0, x0, #1
ldr x1, [x29, 104]
add x19, x1, x0
ldr x0, [x29, 144]
bl strlen
mov x2, x0
ldr x1, [x29, 144]
mov x0, x19
bl strncpy
ldr w0, [x29, 120]
add w0, w0, 1
str w0, [x29, 120]
ldr x1, [x29, 96]
ldr x0, [x29, 104]
bl strstr
cmp x0, 0
bne .L11
ldr w0, [x29, 128]
add w1, w0, 1
ldr w0, [x29, 120]
mul w0, w1, w0
ldr w1, [x29, 124]
sub w0, w1, w0
sxtw x0, w0
ldr x1, [x29, 104]
add x0, x1, x0
strb wzr, [x0]
mov sp, x28
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 152]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L12
bl __stack_chk_fail
.L12:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldp x27, x28, [sp, 80]
ldp x29, x30, [sp], 160
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 28
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE7:
.size delete, .-delete
.section .rodata
.align 3
.LC1:
.string "%s\n\n"
.align 3
.LC2:
.string "Strings"
.align 3
.LC3:
.string "ABC"
.align 3
.LC4:
.string "nicht"
.align 3
.LC5:
.string "%s"
.text
.align 2
.global main
.type main, %function
main:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -144]!
.cfi_def_cfa_offset 144
.cfi_offset 29, -144
.cfi_offset 30, -136
mov x29, sp
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 136]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 24
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldp q0, q1, [x1, 32]
stp q0, q1, [x0, 32]
ldp q0, q1, [x1, 64]
stp q0, q1, [x0, 64]
ldr q0, [x1, 90]
str q0, [x0, 90]
add x0, sp, 24
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
add x3, sp, 24
adrp x0, .LC2
add x2, x0, :lo12:.LC2
adrp x0, .LC3
add x1, x0, :lo12:.LC3
mov x0, x3
bl replace
add x0, sp, 24
mov x1, x0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
add x2, sp, 24
adrp x0, .LC4
add x1, x0, :lo12:.LC4
mov x0, x2
bl delete
add x0, sp, 24
mov x1, x0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl printf
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 136]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L15
bl __stack_chk_fail
.L15:
mov w0, w1
ldp x29, x30, [sp], 144
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE8:
.size main, .-main
.section .rodata
.align 3
.LC0:
.string "Ich kenne mich nicht gut mit ABC aus, da ich das Programm zum Thema ABC nicht selbsst\303\244ndig gel\303\266st habe!"
.text
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global vars
.bss
.align 3
.type vars, %object
.size vars, 8
vars:
.zero 8
.global atom_0_r1_1
.align 2
.type atom_0_r1_1, %object
.size atom_0_r1_1, 4
atom_0_r1_1:
.zero 4
.text
.align 2
.global t0
.type t0, %function
t0:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -80]!
.cfi_def_cfa_offset 80
.cfi_offset 29, -80
.cfi_offset 30, -72
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 72]
mov x1, 0
.L2:
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 48]
ldr x0, [sp, 48]
ldar w0, [x0]
str w0, [sp, 32]
ldr w0, [sp, 32]
str w0, [sp, 36]
str wzr, [sp, 40]
ldr w0, [sp, 40]
add w0, w0, 1
sxtw x0, w0
lsl x1, x0, 2
adrp x0, vars
add x0, x0, :lo12:vars
add x0, x1, x0
str x0, [sp, 56]
mov w0, 1
str w0, [sp, 32]
ldr w0, [sp, 32]
mov w1, w0
ldr x0, [sp, 56]
stlr w1, [x0]
ldr w0, [sp, 36]
cmp w0, 1
cset w0, eq
and w0, w0, 255
str w0, [sp, 44]
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 64]
ldr w0, [sp, 44]
str w0, [sp, 32]
ldr w0, [sp, 32]
mov w1, w0
ldr x0, [sp, 64]
stlr w1, [x0]
mov x0, 0
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 72]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L4
bl __stack_chk_fail
.L4:
mov x0, x1
ldp x29, x30, [sp], 80
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size t0, .-t0
.align 2
.global t1
.type t1, %function
t1:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
.L6:
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 40]
mov w0, 2
str w0, [sp, 36]
ldr w0, [sp, 36]
mov w1, w0
ldr x0, [sp, 40]
stlr w1, [x0]
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 48]
mov w0, 1
str w0, [sp, 36]
ldr w0, [sp, 36]
mov w1, w0
ldr x0, [sp, 48]
stlr w1, [x0]
mov x0, 0
mov x1, x0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 56]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L8
bl __stack_chk_fail
.L8:
mov x0, x1
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size t1, .-t1
.section .rodata
.align 3
.LC0:
.string "program.c"
.align 3
.LC1:
.string "0"
.text
.align 2
.global main
.type main, %function
main:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -128]!
.cfi_def_cfa_offset 128
.cfi_offset 29, -128
.cfi_offset 30, -120
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 120]
mov x1, 0
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 80]
str wzr, [sp, 72]
ldr w0, [sp, 72]
mov w1, w0
ldr x0, [sp, 80]
str w1, [x0]
adrp x0, vars
add x0, x0, :lo12:vars
str x0, [sp, 88]
str wzr, [sp, 72]
ldr w0, [sp, 72]
mov w1, w0
ldr x0, [sp, 88]
str w1, [x0]
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 96]
str wzr, [sp, 72]
ldr w0, [sp, 72]
mov w1, w0
ldr x0, [sp, 96]
str w1, [x0]
add x4, sp, 64
mov x3, 0
adrp x0, t0
add x2, x0, :lo12:t0
mov x1, 0
mov x0, x4
bl pthread_create
add x4, sp, 72
mov x3, 0
adrp x0, t1
add x2, x0, :lo12:t1
mov x1, 0
mov x0, x4
bl pthread_create
ldr x0, [sp, 64]
mov x1, 0
bl pthread_join
ldr x0, [sp, 72]
mov x1, 0
bl pthread_join
adrp x0, vars+4
add x0, x0, :lo12:vars+4
str x0, [sp, 104]
ldr x0, [sp, 104]
ldar w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 44]
str w0, [sp, 48]
ldr w0, [sp, 48]
cmp w0, 2
cset w0, eq
and w0, w0, 255
str w0, [sp, 52]
adrp x0, atom_0_r1_1
add x0, x0, :lo12:atom_0_r1_1
str x0, [sp, 112]
ldr x0, [sp, 112]
ldar w0, [x0]
str w0, [sp, 44]
ldr w0, [sp, 44]
str w0, [sp, 56]
ldr w1, [sp, 52]
ldr w0, [sp, 56]
and w0, w1, w0
str w0, [sp, 60]
ldr w0, [sp, 60]
cmp w0, 1
bne .L10
adrp x0, __PRETTY_FUNCTION__.0
add x3, x0, :lo12:__PRETTY_FUNCTION__.0
mov w2, 48
adrp x0, .LC0
add x1, x0, :lo12:.LC0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl __assert_fail
.L10:
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 120]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L12
bl __stack_chk_fail
.L12:
mov w0, w1
ldp x29, x30, [sp], 128
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size main, .-main
.section .rodata
.align 3
.type __PRETTY_FUNCTION__.0, %object
.size __PRETTY_FUNCTION__.0, 5
__PRETTY_FUNCTION__.0:
.string "main"
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global init_extensions4
.type init_extensions4, %function
init_extensions4:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -16]!
.cfi_def_cfa_offset 16
.cfi_offset 29, -16
.cfi_offset 30, -8
mov x29, sp
bl libipt_CLUSTERIP_init
bl libipt_DNAT_init
bl libipt_ECN_init
bl libipt_LOG_init
bl libipt_MASQUERADE_init
bl libipt_MIRROR_init
bl libipt_NETMAP_init
bl libipt_REDIRECT_init
bl libipt_REJECT_init
bl libipt_SAME_init
bl libipt_SNAT_init
bl libipt_TTL_init
bl libipt_ULOG_init
bl libipt_ah_init
bl libipt_icmp_init
bl libipt_realm_init
bl libipt_ttl_init
bl libipt_unclean_init
nop
ldp x29, x30, [sp], 16
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size init_extensions4, .-init_extensions4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global a
.data
.align 3
.type a, %object
.size a, 12
a:
.word 1
.word 2
.word 3
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0]
cmp w0, 1
beq .L2
mov w0, 1
b .L3
.L2:
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0, 4]
cmp w0, 2
beq .L4
mov w0, 2
b .L3
.L4:
adrp x0, a
add x0, x0, :lo12:a
ldr w0, [x0, 8]
cmp w0, 3
beq .L5
mov w0, 3
b .L3
.L5:
mov w0, 0
.L3:
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global packet_to_send
.bss
.align 3
.type packet_to_send, %object
.size packet_to_send, 65535
packet_to_send:
.zero 65535
.section .rodata
.align 3
.LC0:
.string "TYPE : %d \n"
.align 3
.LC1:
.string "Pak : %d %d \n"
.align 3
.LC2:
.string "Tcp Port: %d \n"
.align 3
.LC3:
.string "Size: %d\n"
.align 3
.LC4:
.string "Current Time %s \n"
.align 3
.LC5:
.string "File modification Time %s \n"
.text
.align 2
.global udp_packet_encode
.type udp_packet_encode, %function
udp_packet_encode:
.LFB6:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x19, [sp, 16]
.cfi_offset 19, -80
str w0, [sp, 60]
str x1, [sp, 48]
str w2, [sp, 56]
str x3, [sp, 40]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
str wzr, [sp, 72]
str wzr, [sp, 76]
ldr w0, [sp, 60]
sxth w0, w0
strh w0, [sp, 70]
mov x0, 0
bl time
str x0, [sp, 80]
ldrh w1, [sp, 70]
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
strh w1, [x0]
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
strb wzr, [x0, 2]
mov w0, 3
str w0, [sp, 72]
str wzr, [sp, 76]
b .L2
.L3:
ldrsw x0, [sp, 76]
ldr x1, [sp, 48]
add x1, x1, x0
ldr w0, [sp, 72]
add w2, w0, 1
str w2, [sp, 72]
ldrb w2, [x1]
adrp x1, packet_to_send
add x1, x1, :lo12:packet_to_send
sxtw x0, w0
strb w2, [x1, x0]
ldr w0, [sp, 76]
add w0, w0, 1
str w0, [sp, 76]
.L2:
ldrsw x19, [sp, 76]
ldr x0, [sp, 48]
bl strlen
cmp x19, x0
bcc .L3
ldr w0, [sp, 72]
add w1, w0, 1
str w1, [sp, 72]
adrp x1, packet_to_send
add x1, x1, :lo12:packet_to_send
sxtw x0, w0
strb wzr, [x1, x0]
ldr w0, [sp, 56]
sxth w0, w0
strh w0, [sp, 70]
ldrsw x1, [sp, 72]
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
add x0, x1, x0
ldrh w1, [sp, 70]
strh w1, [x0]
ldr w0, [sp, 72]
add w0, w0, 2
str w0, [sp, 72]
ldrsw x1, [sp, 72]
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
add x0, x1, x0
ldr x1, [sp, 80]
str x1, [x0]
ldr w0, [sp, 72]
add w0, w0, 8
str w0, [sp, 72]
ldrsw x1, [sp, 72]
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
add x0, x1, x0
ldr x1, [sp, 40]
str x1, [x0]
ldr w0, [sp, 72]
add w0, w0, 8
str w0, [sp, 72]
ldr w1, [sp, 60]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
ldrb w0, [x0]
mov w1, w0
adrp x0, packet_to_send
add x0, x0, :lo12:packet_to_send
ldrb w0, [x0, 1]
mov w2, w0
adrp x0, .LC1
add x0, x0, :lo12:.LC1
bl printf
ldrsh w0, [sp, 70]
mov w1, w0
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl printf
ldr w1, [sp, 72]
adrp x0, .LC3
add x0, x0, :lo12:.LC3
bl printf
add x0, sp, 80
bl ctime
mov x1, x0
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl printf
add x0, sp, 40
bl ctime
mov x1, x0
adrp x0, .LC5
add x0, x0, :lo12:.LC5
bl printf
ldr w0, [sp, 72]
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 88]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L5
bl __stack_chk_fail
.L5:
mov w0, w1
ldr x19, [sp, 16]
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_restore 19
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size udp_packet_encode, .-udp_packet_encode
.section .rodata
.align 3
.LC6:
.string "Cloudbox Error: UDP Broadcast Client socket not created\n"
.align 3
.LC7:
.string "Cloudbox Error: UDP Broadcast Client bind failed\n"
.align 3
.LC8:
.string "Cloudbox Error: UDP Broadcast Client setsockopt call failed\n"
.align 3
.LC9:
.string "BickDick"
.align 3
.LC10:
.string "ERa! %d \n"
.align 3
.LC11:
.string "Cloudbox Error: UDP Broadcast Client sendto call failed"
.text
.align 2
.global main
.type main, %function
main:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
mov w0, 1
str w0, [sp, 44]
mov w0, 16
str w0, [sp, 48]
ldrsw x1, [sp, 48]
add x0, sp, 72
mov x2, x1
mov w1, 0
bl memset
mov w2, 17
mov w1, 2
mov w0, 2
bl socket
str w0, [sp, 52]
ldr w0, [sp, 52]
cmn w0, #1
bne .L7
adrp x0, .LC6
add x0, x0, :lo12:.LC6
bl perror
.L7:
mov w0, 0
bl htonl
str w0, [sp, 76]
mov w0, 0
bl htons
and w0, w0, 65535
strh w0, [sp, 74]
mov w0, 2
strh w0, [sp, 72]
ldr w1, [sp, 48]
add x0, sp, 72
mov w2, w1
mov x1, x0
ldr w0, [sp, 52]
bl bind
str w0, [sp, 56]
ldr w0, [sp, 56]
cmn w0, #1
bne .L8
adrp x0, .LC7
add x0, x0, :lo12:.LC7
bl perror
.L8:
add x0, sp, 44
mov w4, 4
mov x3, x0
mov w2, 6
mov w1, 1
ldr w0, [sp, 52]
bl setsockopt
str w0, [sp, 56]
ldr w0, [sp, 56]
cmn w0, #1
bne .L9
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl perror
.L9:
mov w0, -1
bl htonl
str w0, [sp, 76]
ldr x0, [sp, 16]
add x0, x0, 8
ldr x0, [x0]
bl atoi
and w0, w0, 65535
bl htons
and w0, w0, 65535
strh w0, [sp, 74]
mov w0, 2
strh w0, [sp, 72]
adrp x0, .LC9
add x0, x0, :lo12:.LC9
str x0, [sp, 64]
mov x0, 0
bl time
mov x3, x0
mov w2, 4444
ldr x1, [sp, 64]
mov w0, 1
bl udp_packet_encode
str w0, [sp, 60]
ldr w1, [sp, 60]
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl printf
ldrsw x0, [sp, 60]
ldr w2, [sp, 48]
add x1, sp, 72
mov w5, w2
mov x4, x1
mov w3, 0
mov x2, x0
adrp x0, packet_to_send
add x1, x0, :lo12:packet_to_send
ldr w0, [sp, 52]
bl sendto
str w0, [sp, 56]
ldr w0, [sp, 56]
cmn w0, #1
bne .L10
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl perror
.L10:
mov w1, 2
ldr w0, [sp, 52]
bl shutdown
ldr w0, [sp, 52]
bl close
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 88]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L12
bl __stack_chk_fail
.L12:
mov w0, w1
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global PKEY_DeviceDisplay_Address
.section .rodata
.align 3
.type PKEY_DeviceDisplay_Address, %object
.size PKEY_DeviceDisplay_Address, 24
PKEY_DeviceDisplay_Address:
.xword 2026065864
.hword 4170
.hword 19146
.ascii "\236\244RMR\231nW"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.align 2
.global swap
.type swap, %function
swap:
.LFB6:
.cfi_startproc
sub sp, sp, #32
.cfi_def_cfa_offset 32
str x0, [sp, 8]
str x1, [sp]
ldr x0, [sp, 8]
ldr w0, [x0]
str w0, [sp, 28]
ldr x0, [sp]
ldr w1, [x0]
ldr x0, [sp, 8]
str w1, [x0]
ldr x0, [sp]
ldr w1, [sp, 28]
str w1, [x0]
nop
add sp, sp, 32
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE6:
.size swap, .-swap
.align 2
.global sort
.type sort, %function
sort:
.LFB7:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
str w1, [sp, 20]
str wzr, [sp, 40]
str wzr, [sp, 44]
str wzr, [sp, 40]
b .L3
.L7:
ldr w0, [sp, 40]
str w0, [sp, 44]
b .L4
.L6:
ldrsw x0, [sp, 40]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x0, x1, x0
ldr w1, [x0]
ldrsw x0, [sp, 44]
lsl x0, x0, 2
ldr x2, [sp, 24]
add x0, x2, x0
ldr w0, [x0]
cmp w1, w0
ble .L5
ldrsw x0, [sp, 40]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x2, x1, x0
ldrsw x0, [sp, 44]
lsl x0, x0, 2
ldr x1, [sp, 24]
add x0, x1, x0
mov x1, x0
mov x0, x2
bl swap
.L5:
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L4:
ldr w1, [sp, 44]
ldr w0, [sp, 20]
cmp w1, w0
blt .L6
ldr w0, [sp, 40]
add w0, w0, 1
str w0, [sp, 40]
.L3:
ldr w1, [sp, 40]
ldr w0, [sp, 20]
cmp w1, w0
blt .L7
nop
nop
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE7:
.size sort, .-sort
.section .rodata
.align 3
.LC0:
.string "%d"
.text
.align 2
.global main
.type main, %function
main:
.LFB8:
.cfi_startproc
stp x29, x30, [sp, -224]!
.cfi_def_cfa_offset 224
.cfi_offset 29, -224
.cfi_offset 30, -216
mov x29, sp
.cfi_def_cfa_register 29
stp x19, x20, [sp, 16]
stp x21, x22, [sp, 32]
stp x23, x24, [sp, 48]
stp x25, x26, [sp, 64]
str x27, [sp, 80]
sub sp, sp, #16
.cfi_offset 19, -208
.cfi_offset 20, -200
.cfi_offset 21, -192
.cfi_offset 22, -184
.cfi_offset 23, -176
.cfi_offset 24, -168
.cfi_offset 25, -160
.cfi_offset 26, -152
.cfi_offset 27, -144
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [x29, 216]
mov x1, 0
mov x0, sp
mov x19, x0
add x0, x29, 168
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
ldr w0, [x29, 168]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 184]
sxtw x1, w0
str x1, [x29, 144]
str xzr, [x29, 152]
ldp x2, x3, [x29, 144]
mov x1, x2
lsr x1, x1, 59
mov x4, x3
lsl x27, x4, 5
orr x27, x1, x27
mov x1, x2
lsl x26, x1, 5
sxtw x1, w0
str x1, [x29, 128]
str xzr, [x29, 136]
ldp x2, x3, [x29, 128]
mov x1, x2
lsr x1, x1, 59
mov x4, x3
lsl x25, x4, 5
orr x25, x1, x25
mov x1, x2
lsl x24, x1, 5
sxtw x0, w0
lsl x0, x0, 2
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L9:
cmp sp, x1
beq .L10
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L9
.L10:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L11
str xzr, [sp, 1024]
.L11:
add x0, sp, 16
add x0, x0, 3
lsr x0, x0, 2
lsl x0, x0, 2
str x0, [x29, 192]
str wzr, [x29, 172]
str wzr, [x29, 172]
b .L12
.L13:
ldrsw x0, [x29, 172]
lsl x0, x0, 2
ldr x1, [x29, 192]
add x0, x1, x0
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl __isoc99_scanf
ldr w0, [x29, 172]
add w0, w0, 1
str w0, [x29, 172]
.L12:
ldr w0, [x29, 168]
ldr w1, [x29, 172]
cmp w1, w0
blt .L13
ldr w0, [x29, 168]
sxtw x1, w0
sub x1, x1, #1
str x1, [x29, 200]
sxtw x1, w0
str x1, [x29, 112]
str xzr, [x29, 120]
ldp x2, x3, [x29, 112]
mov x1, x2
lsr x1, x1, 59
mov x4, x3
lsl x23, x4, 5
orr x23, x1, x23
mov x1, x2
lsl x22, x1, 5
sxtw x1, w0
str x1, [x29, 96]
str xzr, [x29, 104]
ldp x2, x3, [x29, 96]
mov x1, x2
lsr x1, x1, 59
mov x4, x3
lsl x21, x4, 5
orr x21, x1, x21
mov x1, x2
lsl x20, x1, 5
sxtw x0, w0
lsl x0, x0, 2
add x0, x0, 15
lsr x0, x0, 4
lsl x0, x0, 4
and x1, x0, -65536
sub x1, sp, x1
.L14:
cmp sp, x1
beq .L15
sub sp, sp, #65536
str xzr, [sp, 1024]
b .L14
.L15:
and x1, x0, 65535
sub sp, sp, x1
str xzr, [sp]
and x0, x0, 65535
cmp x0, 1024
bcc .L16
str xzr, [sp, 1024]
.L16:
add x0, sp, 16
add x0, x0, 3
lsr x0, x0, 2
lsl x0, x0, 2
str x0, [x29, 208]
str wzr, [x29, 176]
str wzr, [x29, 180]
str wzr, [x29, 172]
b .L17
.L18:
ldr x0, [x29, 208]
ldrsw x1, [x29, 172]
mov w2, -1
str w2, [x0, x1, lsl 2]
ldr w0, [x29, 172]
add w0, w0, 1
str w0, [x29, 172]
.L17:
ldr w0, [x29, 168]
ldr w1, [x29, 172]
cmp w1, w0
blt .L18
str wzr, [x29, 172]
b .L19
.L24:
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w1, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldr w0, [x0]
cmp w1, w0
ble .L20
ldr x0, [x29, 208]
ldr w0, [x0]
cmn w0, #1
beq .L20
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w1, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldr w0, [x0]
sub w0, w1, w0
cmp w0, 0
csneg w0, w0, w0, ge
ldr w1, [x29, 176]
add w0, w1, w0
str w0, [x29, 176]
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w1, [x0, x1, lsl 2]
ldr x0, [x29, 208]
str w1, [x0]
ldr w1, [x29, 180]
ldr x0, [x29, 208]
bl sort
b .L21
.L20:
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w1, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldr w0, [x0]
cmp w1, w0
bge .L22
ldr x0, [x29, 208]
ldr w0, [x0]
cmn w0, #1
beq .L22
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w2, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldrsw x1, [x29, 180]
str w2, [x0, x1, lsl 2]
ldr w0, [x29, 180]
add w0, w0, 1
str w0, [x29, 180]
ldr w1, [x29, 180]
ldr x0, [x29, 208]
bl sort
b .L21
.L22:
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w1, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldr w0, [x0]
cmp w1, w0
bne .L23
ldr x0, [x29, 208]
ldr w0, [x0]
cmn w0, #1
bne .L21
.L23:
ldr x0, [x29, 208]
ldr w0, [x0]
cmn w0, #1
bne .L21
ldr x0, [x29, 192]
ldrsw x1, [x29, 172]
ldr w2, [x0, x1, lsl 2]
ldr x0, [x29, 208]
ldrsw x1, [x29, 180]
str w2, [x0, x1, lsl 2]
ldr w0, [x29, 180]
add w0, w0, 1
str w0, [x29, 180]
ldr w1, [x29, 180]
ldr x0, [x29, 208]
bl sort
.L21:
ldr w0, [x29, 172]
add w0, w0, 1
str w0, [x29, 172]
.L19:
ldr w0, [x29, 168]
ldr w1, [x29, 172]
cmp w1, w0
blt .L24
ldr w1, [x29, 176]
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
mov sp, x19
mov w0, 0
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [x29, 216]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L26
bl __stack_chk_fail
.L26:
mov w0, w1
mov sp, x29
ldp x19, x20, [sp, 16]
ldp x21, x22, [sp, 32]
ldp x23, x24, [sp, 48]
ldp x25, x26, [sp, 64]
ldr x27, [sp, 80]
ldp x29, x30, [sp], 224
.cfi_restore 30
.cfi_restore 29
.cfi_restore 27
.cfi_restore 25
.cfi_restore 26
.cfi_restore 23
.cfi_restore 24
.cfi_restore 21
.cfi_restore 22
.cfi_restore 19
.cfi_restore 20
.cfi_def_cfa 31, 0
ret
.cfi_endproc
.LFE8:
.size main, .-main
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global DEBUG
.section .rodata
.align 2
.type DEBUG, %object
.size DEBUG, 4
DEBUG:
.zero 4
.align 3
.LC1:
.string "wb+"
.align 3
.LC2:
.string "newMast.dat"
.align 3
.LC3:
.string "rb+"
.align 3
.LC4:
.string "Error - unable to create newMast.dat"
.align 3
.LC5:
.string "newMast1.txt"
.align 3
.LC6:
.string "newMast2.txt"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -32]!
.cfi_def_cfa_offset 32
.cfi_offset 29, -32
.cfi_offset 30, -24
mov x29, sp
adrp x0, .LC1
add x1, x0, :lo12:.LC1
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl fopen
str x0, [sp, 24]
ldr x0, [sp, 24]
bl fclose
adrp x0, .LC3
add x1, x0, :lo12:.LC3
adrp x0, .LC2
add x0, x0, :lo12:.LC2
bl fopen
str x0, [sp, 24]
ldr x0, [sp, 24]
bl createNewMaster
cmp w0, 0
bne .L2
adrp x0, .LC4
add x0, x0, :lo12:.LC4
bl puts
mov w0, -1
b .L3
.L2:
mov w0, 0
cmp w0, 0
beq .L4
adrp x0, .LC5
add x1, x0, :lo12:.LC5
ldr x0, [sp, 24]
bl textFile
.L4:
ldr x0, [sp, 24]
bl updateNewMaster
mov w0, 0
cmp w0, 0
beq .L5
adrp x0, .LC6
add x1, x0, :lo12:.LC6
ldr x0, [sp, 24]
bl textFile
.L5:
ldr x0, [sp, 24]
bl fclose
mov w0, 0
.L3:
ldp x29, x30, [sp], 32
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
.section .rodata
.align 3
.LC7:
.string "rb"
.align 3
.LC8:
.string "oldMast.dat"
.text
.align 2
.global createNewMaster
.type createNewMaster, %function
createNewMaster:
.LFB1:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str x0, [sp, 24]
adrp x0, .LC7
add x1, x0, :lo12:.LC7
adrp x0, .LC8
add x0, x0, :lo12:.LC8
bl fopen
str x0, [sp, 40]
ldr x1, [sp, 24]
ldr x0, [sp, 40]
bl fileCopy
str w0, [sp, 36]
ldr x0, [sp, 40]
bl fclose
ldr w0, [sp, 36]
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE1:
.size createNewMaster, .-createNewMaster
.section .rodata
.align 3
.LC9:
.string "trans.dat"
.text
.align 2
.global updateNewMaster
.type updateNewMaster, %function
updateNewMaster:
.LFB2:
.cfi_startproc
stp x29, x30, [sp, -64]!
.cfi_def_cfa_offset 64
.cfi_offset 29, -64
.cfi_offset 30, -56
mov x29, sp
str x0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 56]
mov x1, 0
str wzr, [sp, 40]
str xzr, [sp, 48]
adrp x0, .LC7
add x1, x0, :lo12:.LC7
adrp x0, .LC9
add x0, x0, :lo12:.LC9
bl fopen
str x0, [sp, 32]
b .L9
.L10:
add x0, sp, 40
ldr x3, [sp, 32]
mov x2, 1
mov x1, 16
bl fread
ldr w0, [sp, 40]
cmp w0, 0
beq .L9
ldr w0, [sp, 40]
ldr d0, [sp, 48]
mov w1, w0
ldr x0, [sp, 24]
bl updateRecord
.L9:
ldr x0, [sp, 32]
bl feof
cmp w0, 0
beq .L10
ldr x0, [sp, 32]
bl fclose
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 56]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L11
bl __stack_chk_fail
.L11:
ldp x29, x30, [sp], 64
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE2:
.size updateNewMaster, .-updateNewMaster
.section .rodata
.align 3
.LC10:
.string "Unmatched transaction record for account number %d\n"
.text
.align 2
.global updateRecord
.type updateRecord, %function
updateRecord:
.LFB3:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 40]
str w1, [sp, 36]
str d0, [sp, 24]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 48
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
ldr w0, [sp, 36]
sub w0, w0, #1
sxtw x1, w0
mov x0, x1
lsl x0, x0, 2
add x0, x0, x1
lsl x0, x0, 3
mov w2, 0
mov x1, x0
ldr x0, [sp, 40]
bl fseek
add x0, sp, 48
ldr x3, [sp, 40]
mov x2, 1
mov x1, 40
bl fread
ldr w0, [sp, 48]
cmp w0, 0
bne .L13
ldr w1, [sp, 36]
adrp x0, .LC10
add x0, x0, :lo12:.LC10
bl printf
b .L16
.L13:
ldr d1, [sp, 80]
ldr d0, [sp, 24]
fadd d0, d1, d0
str d0, [sp, 80]
ldr w0, [sp, 36]
sub w0, w0, #1
sxtw x1, w0
mov x0, x1
lsl x0, x0, 2
add x0, x0, x1
lsl x0, x0, 3
mov w2, 0
mov x1, x0
ldr x0, [sp, 40]
bl fseek
add x0, sp, 48
ldr x3, [sp, 40]
mov x2, 1
mov x1, 40
bl fwrite
.L16:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 88]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L15
bl __stack_chk_fail
.L15:
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE3:
.size updateRecord, .-updateRecord
.section .rodata
.align 3
.LC0:
.word 0
.string ""
.zero 14
.string ""
.zero 9
.zero 3
.word 0
.word 0
.text
.section .rodata
.align 3
.LC11:
.string "\"oldMast.dat\" could not be opened."
.align 3
.LC12:
.string "\"newMast.dat\" could not be opened."
.align 3
.LC13:
.string "ERROR - unable to write to file!"
.align 3
.LC14:
.string "ERROR - media full!"
.text
.align 2
.global fileCopy
.type fileCopy, %function
fileCopy:
.LFB4:
.cfi_startproc
mov x12, 8256
sub sp, sp, x12
.cfi_def_cfa_offset 8256
stp x29, x30, [sp]
.cfi_offset 29, -8256
.cfi_offset 30, -8248
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 8248]
mov x1, 0
ldr x0, [sp, 24]
cmp x0, 0
bne .L18
adrp x0, .LC11
add x0, x0, :lo12:.LC11
bl puts
b .L19
.L18:
ldr x0, [sp, 16]
cmp x0, 0
bne .L21
adrp x0, .LC12
add x0, x0, :lo12:.LC12
bl puts
b .L19
.L24:
add x0, sp, 56
ldr x3, [sp, 16]
ldr x2, [sp, 40]
mov x1, 1
bl fwrite
str x0, [sp, 48]
ldr x1, [sp, 48]
ldr x0, [sp, 40]
cmp x1, x0
bcs .L21
ldr x0, [sp, 16]
bl ferror
cmp w0, 0
beq .L22
adrp x0, .LC13
add x0, x0, :lo12:.LC13
bl puts
mov w0, 0
b .L25
.L22:
adrp x0, .LC14
add x0, x0, :lo12:.LC14
bl puts
mov w0, 0
b .L25
.L21:
add x0, sp, 56
ldr x3, [sp, 24]
mov x2, 8192
mov x1, 1
bl fread
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L24
.L19:
mov w0, 1
.L25:
mov w1, w0
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x3, [sp, 8248]
ldr x2, [x0]
subs x3, x3, x2
mov x2, 0
beq .L26
bl __stack_chk_fail
.L26:
mov w0, w1
ldp x29, x30, [sp]
mov x12, 8256
add sp, sp, x12
.cfi_restore 29
.cfi_restore 30
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE4:
.size fileCopy, .-fileCopy
.section .rodata
.align 3
.LC15:
.string "w"
.align 3
.LC16:
.string "File could not be opened."
.align 3
.LC17:
.string "Balance"
.align 3
.LC18:
.string "First Name"
.align 3
.LC19:
.string "Last Name"
.align 3
.LC20:
.string "Acct"
.align 3
.LC21:
.string "%-6s%-16s%-11s%10s\n"
.align 3
.LC22:
.string "%-6d%-16s%-11s%10.2f\n"
.align 3
.LC23:
.string "File \"%s\" created\n"
.text
.align 2
.global textFile
.type textFile, %function
textFile:
.LFB5:
.cfi_startproc
stp x29, x30, [sp, -96]!
.cfi_def_cfa_offset 96
.cfi_offset 29, -96
.cfi_offset 30, -88
mov x29, sp
str x0, [sp, 24]
str x1, [sp, 16]
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x1, [x0]
str x1, [sp, 88]
mov x1, 0
adrp x0, .LC0
add x1, x0, :lo12:.LC0
add x0, sp, 48
ldp q0, q1, [x1]
stp q0, q1, [x0]
ldr x1, [x1, 32]
str x1, [x0, 32]
adrp x0, .LC15
add x1, x0, :lo12:.LC15
ldr x0, [sp, 16]
bl fopen
str x0, [sp, 40]
ldr x0, [sp, 40]
cmp x0, 0
bne .L28
adrp x0, .LC16
add x0, x0, :lo12:.LC16
bl puts
b .L33
.L28:
ldr x0, [sp, 24]
bl rewind
adrp x0, .LC17
add x5, x0, :lo12:.LC17
adrp x0, .LC18
add x4, x0, :lo12:.LC18
adrp x0, .LC19
add x3, x0, :lo12:.LC19
adrp x0, .LC20
add x2, x0, :lo12:.LC20
adrp x0, .LC21
add x1, x0, :lo12:.LC21
ldr x0, [sp, 40]
bl fprintf
b .L30
.L31:
add x0, sp, 48
ldr x3, [sp, 24]
mov x2, 1
mov x1, 40
bl fread
ldr w0, [sp, 48]
cmp w0, 0
beq .L30
ldr w1, [sp, 48]
ldr d0, [sp, 80]
add x0, sp, 48
add x2, x0, 19
add x0, sp, 48
add x0, x0, 4
mov x4, x2
mov x3, x0
mov w2, w1
adrp x0, .LC22
add x1, x0, :lo12:.LC22
ldr x0, [sp, 40]
bl fprintf
.L30:
ldr x0, [sp, 24]
bl feof
cmp w0, 0
beq .L31
ldr x0, [sp, 40]
bl fclose
ldr x1, [sp, 16]
adrp x0, .LC23
add x0, x0, :lo12:.LC23
bl printf
.L33:
nop
adrp x0, :got:__stack_chk_guard
ldr x0, [x0, #:got_lo12:__stack_chk_guard]
ldr x2, [sp, 88]
ldr x1, [x0]
subs x2, x2, x1
mov x1, 0
beq .L32
bl __stack_chk_fail
.L32:
ldp x29, x30, [sp], 96
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE5:
.size textFile, .-textFile
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.global IID_INetDiagHelperUtilFactory
.section .rodata
.align 3
.type IID_INetDiagHelperUtilFactory, %object
.size IID_INetDiagHelperUtilFactory, 24
IID_INetDiagHelperUtilFactory:
.xword 273028091
.hword -17321
.hword 16760
.ascii "\225\272\210\200\226\2305J"
.zero 4
``` |
### Human: Write a random program in ARM assembly### Assistant: ``` .text
.section .rodata
.align 3
.LC0:
.string "usage: %s file1 [file2 file3...]"
.text
.align 2
.global main
.type main, %function
main:
.LFB0:
.cfi_startproc
stp x29, x30, [sp, -48]!
.cfi_def_cfa_offset 48
.cfi_offset 29, -48
.cfi_offset 30, -40
mov x29, sp
str w0, [sp, 28]
str x1, [sp, 16]
ldr w0, [sp, 28]
cmp w0, 1
bgt .L2
ldr x0, [sp, 16]
ldr x0, [x0]
mov x1, x0
adrp x0, .LC0
add x0, x0, :lo12:.LC0
bl printf
b .L3
.L2:
mov w0, 1
str w0, [sp, 44]
b .L4
.L5:
ldr x0, [sp, 16]
add x0, x0, 8
ldr x0, [x0]
bl rmdir
ldr w0, [sp, 44]
add w0, w0, 1
str w0, [sp, 44]
.L4:
ldr w1, [sp, 44]
ldr w0, [sp, 28]
cmp w1, w0
blt .L5
.L3:
mov w0, 0
ldp x29, x30, [sp], 48
.cfi_restore 30
.cfi_restore 29
.cfi_def_cfa_offset 0
ret
.cfi_endproc
.LFE0:
.size main, .-main
``` |