|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef HAVE_CONFIG_H |
|
# include <config.h> |
|
#endif |
|
|
|
|
|
#undef NDEBUG |
|
|
|
#include <libguile.h> |
|
|
|
#include <stdio.h> |
|
#include <assert.h> |
|
|
|
static void |
|
test_writable_elements () |
|
{ |
|
SCM elts = scm_list_4 (scm_from_int (1), scm_from_int (2), |
|
scm_from_int (3), scm_from_int (4)); |
|
|
|
{ |
|
SCM v = scm_u32vector (elts); |
|
size_t len; |
|
ssize_t inc; |
|
scm_t_array_handle h; |
|
uint32_t *elts = scm_u32vector_writable_elements (v, &h, &len, &inc); |
|
assert (len == 4); |
|
assert (inc == 1); |
|
assert (elts[0] == 1); |
|
assert (elts[3] == 4); |
|
scm_array_handle_release (&h); |
|
} |
|
|
|
{ |
|
SCM v = scm_f32vector (elts); |
|
size_t len; |
|
ssize_t inc; |
|
scm_t_array_handle h; |
|
float *elts = scm_f32vector_writable_elements (v, &h, &len, &inc); |
|
assert (len == 4); |
|
assert (inc == 1); |
|
assert (elts[0] == 1.0); |
|
assert (elts[3] == 4.0); |
|
scm_array_handle_release (&h); |
|
} |
|
|
|
{ |
|
SCM v = scm_c32vector (elts); |
|
size_t len; |
|
ssize_t inc; |
|
scm_t_array_handle h; |
|
float *elts = scm_c32vector_writable_elements (v, &h, &len, &inc); |
|
assert (len == 4); |
|
assert (inc == 1); |
|
assert (elts[0] == 1.0); |
|
assert (elts[1] == 0.0); |
|
assert (elts[6] == 4.0); |
|
assert (elts[7] == 0.0); |
|
scm_array_handle_release (&h); |
|
} |
|
} |
|
|
|
static void |
|
tests (void *data, int argc, char **argv) |
|
{ |
|
test_writable_elements (); |
|
} |
|
|
|
int |
|
main (int argc, char *argv[]) |
|
{ |
|
scm_boot_guile (argc, argv, tests, NULL); |
|
return 0; |
|
} |
|
|