Spaces:
Sleeping
Sleeping
| Ticket Name: TDA2: How to disable the cores | |
| Query Text: | |
| Part Number: TDA2 Hi Sir, How can disable power state, module state and clock state of the IPU2, GPU, IVA, EMIF2? Regards, Sagar | |
| Responses: | |
| Hi Sagar, Can you please look at www.ti.com/.../sprac22.pdf Regards, Rishabh | |
| Hi Rishabh, Is there any other document which can explain to disable IP's power, clock, module state? Regards, Sagar | |
| Hi Sagar, You can refer to chapter 3 of www.ti.com/.../spruic2c.pdf Regards, Rishabh | |
| Hi, I haven't heard back from you, I'm assuming you were able to resolve your issue. If not, just post a reply below (or create a new thread if the thread has locked due to time-out). Regards, Rishabh | |
| Hi Sir, As per this table, if I want to disable EMIF2 module only then which register should I have to configure? If I want to turn off all modules in the CD_EMIF module, then what should I do? Regards, Sagar | |
| Hi Sir, What does the meaning of N/A in the in clock domain? Regards, Sagar K | |
| Hi Sagar, You need to set CM_EMIF_EMIF2_CLKCTRL to turn off EMIF2. For clock domain turn off all modules and then turn off clock domain or put clock domain in HW_AUTO (clock will be gated automatically). Regards, Rishabh | |
| Sagar, PRM is the PRCM module controller itself. It does not fall under any clock domain. Regards, Rishabh | |
| As a side note, Sagar Kanade , you can download CTT for a good visualization on clock registers settings: Regards, Mariya | |
| Thanks Mariya. Sagar please use clock tree tool as suggested by Mariya. Regards, Rishabh | |
| Hi Rishabh, One last question. To put DSS in off state, which register I have to configure? Regards, Sagar K | |
| Sagar, You need to disable all modules and then clock domain. Search for <module>_CLKCTRL and <domain>_CLKSTCTRL. Look at register manual for chapter 3 in TRM and you can find all registers. Start with DSS_CLKSTCTRL. Regards, Rishabh | |
| Hi Rishabh, Thanks for your support. If I called the PMHALResetAssert(PMHAL_PRCM_RG_IVA_RST); function to disable the IVA core, all the cores are in running state. I am not able to take control over any core. All are in running state. This is happened for the second ECU. Regards, Sagar | |
| Hi Sagar, I have already answered multiple questions in this thread. Kindly start a new thread with this specific question instead of having one generic thread with multiple questions. Please mark the posts that have answered questions as “This resolved my issue”. Thanks. Regards, Rishabh | |