string: We obtained the latency (Table 3) and energy values (Table 4) of the L3-cache using NVSIM [9] for the TSMC 65nm technology, perpendicular STT-MRAM based on the model provided in [19] and our periphery circuit design presented in [29].